






LC3 Instructions & Data Path &controller











JIANG Xiaohong
jiangxh@zju.edu.cn



Register File








LC3 Instructions


NOT	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td colspan="3">Dst</td><td colspan="3">Src</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1	0	0	1	Dst			Src			1	1	1	1	1	1	NOT R2, R1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																			
1	0	0	1	Dst			Src			1	1	1	1	1	1																			
ADD	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td colspan="3">Dst</td><td colspan="3">Src1</td><td>0</td><td>0</td><td>0</td><td colspan="3">Src2</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	0	0	1	Dst			Src1			0	0	0	Src2			ADD R3, R1, R2
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																			
0	0	0	1	Dst			Src1			0	0	0	Src2																					
AND	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td colspan="3">Dst</td><td colspan="3">Src1</td><td>0</td><td>0</td><td>0</td><td colspan="3">Src2</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	1	Dst			Src1			0	0	0	Src2			AND R3, R1, R2
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																			
0	1	0	1	Dst			Src1			0	0	0	Src2																					
ADD	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td colspan="3">Dst</td><td colspan="3">Src1</td><td>1</td><td colspan="5">imm5</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	0	0	1	Dst			Src1			1	imm5					ADD R3, R1, #4
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																			
0	0	0	1	Dst			Src1			1	imm5																							
AND	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td colspan="3">Dst</td><td colspan="3">Src1</td><td>1</td><td colspan="5">imm5</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	1	Dst			Src1			1	imm5					AND R3, R1, #4
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																			
0	1	0	1	Dst			Src1			1	imm5																							

Truth table for Control signals


[illegible]




LD (PC-Relative)




LD R1, PCoffset ; <- R1 Memory[PC + Pcoffset]







ST (PC-Relative)




ST R1, PCoffset ;Memory[PC + Pcoffset] <- R1



LDI (Indirect)




STI (Indirect)




[illegible]




LDR (Base+Offset)



STR (Base+Offset)




LEA (Immediate)




Truth table for Control signals																			
		Gp c	LD. M AR	LD .P C	R/ W	En	LD. M DR	G. MD R	LD.I R	GAL U	ALU K	LD.R eg	Sel. B	Gm AR MUX	SR1 MUX	MD RM Ux	+1 MUX	+2 MUX	
Instr. Fetch	S18	1	1	1											0	0			
	S33				0	1	1								0	0			
	S35							1	1						0	0			
Decod e	S32														0	0			
NOT	S9									1	NOT	1			0	0			
+/*R	S1									1	+/*	1			0	0			
+/* i	S5									1	+/*	1	1		0	0			
LD/LDI /ST/STI	S2/S3/ S10/s11		1											1	0	0			
LD /LDR /LDI	S25				0	1	1								0	0			
	S27							1				1			0	0			
ST /STR /STI	S23							1		1					1	1			
	S16				1	1													
LDI/STI	S26/S31		1					1											
LDR/STR	S6/s7		1											1	0		1	1	
LEA	S14											1		1			0	0	





BRn PCoffset ;if(CC == n) PC <- PC + PCoffset

Taken = (N*n + Z*z + P*p)* BR




What happens if bits [11:9] are all zero? All one?

JMP (Register)

- Jump is an unconditional branch -- always taken.
 - Target address is the contents of a register.
 - Allows any target address.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JMP	1	1	0	0	0	0	0	Base			0	0	0	0	0	0





[illegible]





TRAP x21 ; R7 ← PC; PC ← Memory[x21]

- Calls a **service routine**, identified by 8-bit “trap vector.”

<i>vector</i>	<i>routine</i>
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program

- When routine is done,
PC is set to the instruction following TRAP.
- (We’ll talk about how this works later.)




ALU: NOT, ADD, AND, **passthrouth**



CH5 LC-3



JSR PCoffset11; R7 <- PC, PC <- PC + PCoffset



JSR R1 ; R7 <- PC, PC <- R1



ALU: NOT, ADD, AND, **passthrouth**