


# LC3 Instructions & Data Path & Controller


JIANG Xiaohong jiangxh@zju.edu.cn




#### Register File








### LC3 Instructions



Truth table for Control signals


	Oi C					1010						Silone							
		Gpc	LD. M AR	LD .P C	R/ W	En	LD .M DR	G. MD R	LD.I R	GAL U	ALU K	LD.R eg	Sel. B	Gm AR MU X	SR1 MU X	MD RM Ux			
Instr.	S18	1	1	1											0	0			
Fetch	S33				0	1	1								0	0			
	S35							1	1						0	0			
Deco de	S32														0	0			
NOT	S9									1	NOT	1			0	0			
+/*R	S1									1	+/*	1			0	0			
+/* i	S5									1	+/*	1	1		0	0			




## LD (PC-Relative)

LD 0 0 1 0 Dst PCoffset9

LD R1, PCoffset ; <- R1 Memory[ PC + Pcoffset]







## ST (PC-Relative)

```
ST 0 0 1 1 Src PCoffset9
```


ST R1, PCoffset ;Memory[ PC + Pcoffset] <- R1



#### LDI (Indirect)




#### STI (Indirect)




Truth table for Control signals

				<u> </u>					<u> </u>									
		Gpc	LD. MA R	LD. PC	R/ W	En	LD. M DR	G. MD R	LD.IR	GAL U	ALU K	LD.R eg	Sel. B	Gm AR MU X	SR1 MU X	MD RM Ux		
Instr. Fetch	S18	1	1	1											0	0		
reterr	S33				0	1	1								0	0		
	S35							1	1						0	0		
Deco de	S32														0	0		
NOT	S9									1	NOT	1			0	0		
+/*R	S1									1	+/*	1			0	0		
+/* i	S5									1	+/*	1	1		0	0		
LD/ LDI/ ST/STI	S2/S3/ S10/s11		1											1	0	0		
LD /LDR	S25				0	1	1								0	0		
/LDI	S27							1				1			0	0		
ST /STR	S23							1		1					1	1		
/STI	S16				1	1												
LDI/STI	S26/S31		1					1										




## LDR (Base+Offset)







## STR (Base+Offset)



## LEA (Immediate)





#### Truth table for Control signals

		Gp c	LD. M AR	LD .P C	R/ W	En	LD. M DR	G. MD R	LD.I R	GAL U	ALU K	LD.R eg	Sel. B	Gm AR MU X	SR1 MU X	MD RM Ux	+1 MU X	+2 MU X	
Instr. Fetch	S18	1	1	1											0	0			
reten	S33				0	1	1								0	0			
	S35							1	1						0	0			
Decod e	S32														0	0			
NOT	S9									1	NOT	1			0	0			
+/*R	S1									1	+/*	1			0	0			
+/* i	S5									1	+/*	1	1		0	0			
LD/LDI /ST/STI	S2/S3/ S10/s11		1											1	0	0			
LD /LDR	S25				0	1	1								0	0			
/LDR /LDI	S27							1				1			0	0			

1

1

0

1

1

1

0

1

0

1

1

1

1

1

1

ST /STR /STI

LDI/STI

LDR/STR

**LEA** 


S23

S16

S26/S31

S6/s7


S14



BR 0 0 0 10 n z p PCoffset9

BRn PCoffset ;if(CC == n) PC <- PC + PCoffset


Taken = (N\*n + Z\*z + P\*p)\*BR




## JMP (Register)

- Jump is an unconditional branch -- <u>always</u> taken.
  - Target address is the contents of a register.
  - Allows any target address.








		Gp c	LD. MA R	LD. PC	DR MU X	R/ W	En	LD. MD R	G.M DR	LD.IR	GAL U	ALU K	LD.R eg	Sel. B	GmA RMU X	SR1 MU X	MD RM Ux	+1 MU X	+ 2 M U X	p c M u X	M A R M u
Instr	S18	1	1	1												0	0				
Fetc	S33					0	1	1								0	0				
h	S35								1	1						0	0				
Dec ode	S32															0	0				
NOT	S9										1	NOT	1			0	0				
+/ *R	S1										1	+/*	1			0	0				
+/* i	<b>S</b> 5										1	+/*	1	1		0	0				
BR	S22			0									1		1	0		0	0	1	1
JMP	s12			1							1	pass				0				2	2
Trap	S15		1												1						1
пар	S28	1			2	1	1	1					1				0				
	S30																				

TRAP x21; R7 $\leftarrow$ PC; PC <- Memory[x21]

Calls a service routine, identified by 8-bit "trap vector."

vector	routine
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program

- When routine is done,
  PC is set to the instruction following TRAP.
- (We'll talk about how this works later.)



### CH5 LC-3

```
JSR 0 1 0 0 1 PCoffset11
```

JSR PCoffset11;R7 <- PC, PC <- PC + PCoffset

JSR R1; R7 <- PC, PC <- R1

		Gp c	LD. MA R	LD. PC	DR MU X	R/ W	En	LD. MD R	G.M DR	LD.IR	GAL U	ALU K	LD.R eg	Sel.B	GmA RMU X	SR1 MU X	MD RM Ux	+1 MU X	+ 2 M U X	p c M u X	M A R M u X
Instr	S18	1	1	1												0	0				
Fetc	S33					0	1	1								0	0				
h	S35								1	1						0	0				
Decode	S32															0	0				
NOT	<b>S</b> 9										1	NOT	1			0	0				
+/*r	S1										1	+/*	1			0	0				
+/* i	S5										1	+/*	1	1		0	0				
BR	S22			0									1		1	0		0	0	1	1
JMP	s12			1							1	pass				0				2	2
Tuo io	S15		1												1						1
Trap	S28	1			2	1	1	1					1				0				
	S30																				
JSR	S4	1			2								1								
	S21			1														0	2	1	
JSRR	S20			1							1	pass				0				2	

