Assembly Language and Microcomputer Interface

Vectorization

Ming Cai

cm@zju.edu.cn

College of Computer Science and Technology, Zhejiang University

Outline

- Basic Concept
- Vectorization via SIMD
- Data Dependencies
- Auto-vectorization
- Transformations for Vectorization
- Introduction to Intel Intrinsics
- Examples with Intrinsics
- Overview of ARM SVE

1. Vector Instruction

- Vector instruction are an essential functionality of modern processors. These instructions are one of the forms of SIMD (Single Instruction Multiple Data) parallelism.
- Vector instructions enable faster computing in cases where a single stream of instructions inside a process or thread may be applied to multiple data elements.

Vectorization

$$\begin{array}{c|c}
\hline
A^1 \\
\hline
A^2 \\
\hline
A^3 \\
\hline
A^4
\end{array} +
\begin{array}{c|c}
\hline
B^1 \\
\hline
B^2 \\
\hline
B^3 \\
\hline
R^4
\end{array} =
\begin{array}{c|c}
\hline
R^1 \\
\hline
R^2 \\
\hline
R^3 \\
\hline
R^4
\end{array}$$

- Goal: parallelize computations over vectors to boost HPC and AI applications at low-level
- SIMD: Single Instruction Multiple Data (e.g., x86 SSE/AVX/AVX2, ARM NEON/SVE)

A Simple Example

Think of vectorization in terms of loop unrolling

non-vectorized code

```
for (i=0; i< N; i++) {
       a[i]=b[i]+c[i];
for (i=0; i< N; i+=4) {
       a[i+0]=b[i+0]+c[i+0];
       a[i+1]=b[i+1]+c[i+1];
       a[i+2]=b[i+2]+c[i+2];
       a[i+3]=b[i+3]+c[i+3];
```


loop unrolling

vectorized code

```
Load b(i..i+3)
Load c(i..i+3)
Operate b+c->a
Store a
```

Promises of Vectorization

- The computation speedup (compared to no vector) is proportional to vector width.
- Serial portions of code and memory bandwidth are limiting factors.
 - Theoretical speedup is only a ceiling.



Vectorization versus Parallelism


- Vectorization is a special case of instruction level parallelization.
- Parallel computing refers to four types of parallelization (bit-level, instruction-level, datalevel, task-level).
- Vectorization is a single thread technique for fine grained parallelism.
- Parallelization supports both a single thread and a multi-thread technique for coarse grained parallelism.

Lane and Slot

 Multiple identical execution units in a vector register are called "lanes" or "slots".

For example,

- A 128-bit XMM register has four dword-sized lanes (lane 0-3), or two qword-sized lanes (lane 0-1).
- ARM's SVE works on individual lanes under control of a predicate register.



Vectorization Factor

 The vectorization factor (VF) denotes the maximum number of elements that fit into one vector, e.g. VF = 8 for single precision floating point numbers and a vector width of 256 bit.

 Specifically, the VF determines how many instructions pack together from different iterations of the loop.

Vectorization Factor


Original Code

Vectorization Factor

Vectorized Code


int A[N], B[N], i;
for (i=1; i<N; i++)
 A[i] = A[i] + B[i-1];


Int A[N], B[N], i;
 for (i=1; i<N; i=i+4)
 A[i:i+3] = A[i:i+3] + B[i-1:i+2];




2. Overview of Vector Instructions

- x86: MMX, SSE, AVX, AVX2, AVX-512
 - 8 64-bit registers (MMX) to 32 512-bit registers (AVX-512)
- ARM: NEON, SVE, SVE2
 - 32 128-bit registers (NEON) to 32 128-2048-bit in SVE





Identification of Instruction Set



How to access the SIMD units?

Four choices

 C/C++ code and a vectorizing compiler

SIMD intrinsics

vector library (e.g., xSIMD, VCL)

assembly language

```
for (i=0; i<LEN; i++)
c[i] = a[i] + b[i];
```

```
m128i mm add epi16
                     m128i a,
                                m128i b)
m128i mm add epi32 ( m128i a,
                               m128i b)
m128i _mm_add_epi64 (_ m128i a,
                                m128i b)
m128i mm add epi8 (
                    m128i a,
                               m128i b)
m128d mm add pd ( m128d a, m128d b)
m256d mm256 add pd (
                     m256d a, __m256d b)
m64 mm add pi16 (
                  m64 a, m64 b)
                  m64 a,
    mm add pi32
                           m64 b)
```



C++ wrappers for SIMD intrinsics


```
movaps a(,%rdx,4), %xmm0
addps b(,%rdx,4), %xmm0
movaps %xmm0, c(,%rdx,4)
addq $4, %rdx
```

How well do compilers vectorize?

Compilers: IBM AIX XLC, Intel ICC, GNU GCC

Total loops: 159

	XLC	ICC	GCC
# of total loops		159	
# of vectorized	74	75	32
# of not vectorized	85	84	127
average speedup	1.73	1.85	1.30



 By adding manual vectorization, the average speedup was 3.78 (versus 1.73 obtained by XLC)

Challenge: Loop Dependencies

- Vectorization changes the order of computation compared to sequential case.
- Compiler must be able to prove that vectorization will produce correct result.
- Need to consider independence of unrolled loop operations – depends on vector width.
- Compiler performs dependency analysis.

Auto-vectorization is still not enough

It is not fully mature

- Still very touchy despite improvements
- Only able to vectorize loops (or almost)
- Hardly able to handle branching via masks
- No abstract knowledge of the application

It will probably never be good enough

- As it cannot know as much as the developer
- Especially concerning input data such as
 - average number of tracks reconstructed
 - average energy in that data sample
- Efficient vectorizable code requires an efficient data layout; this must be done manually.


So we need to vectorize by hand from time to time

3. Data Dependencies

- The notion of dependence is the foundation of the process of vectorization.
- It is used to build a calculus of program transformations that can be applied manually by the programmer or automatically by a compiler.

Definition of Dependence

- A statement S is said to be data dependent on statement T if
 - T executes before S in the original sequential or scalar program
 - S and T access the same data item
 - At least one of the accesses is a write




Types of Dependences (1/2)

Access in S _i	Access in S _j	Dependence	
Write m	Read m	Flow (true) Dependence	
Read m	Write m	Anti (Pseudo) dependence	
Write m	Write m	Output (Pseudo) dependence	
Read m	Read m	Input Dependence Does not matter	


- True dependence cannot be eliminated.
- Pseudo dependences may be eliminated by some transformations.

Types of Dependences (2/2)


Read After Write (Flow dependence)



Write After Read (Anti-dependence)



Write After Write (Output dependence)



No Dependencies Exist

- Vectorization : Yes
- Parallelization: Yes


Original Code

```
int A[N], B[N], i;
for (i=1; i<N; i++)
  A[i] = A[i] + B[i-1];</pre>
```

```
Vectorized Code

int A[N], B[N], i;

for (i=1; i<N; i=i+4))
  A[i:i+3] = A[i:i+3] + B[i-1:i+2];
```



Vectorization


Dependencies: Write After Read (1/3)

- Vectorization : Yes
- Parallelization: No

Original Code

```
int A[N], B[N], i;
for (i=0; i<N; i++)
   A[i] = A[i+1] + B[i];</pre>
```

- Vector instruction is synchronized: All reads before writes in a given instruction
- Read-writes across multiple instructions executing in parallel may not be synchronized



Dependencies: Write After Read (2/3)

- Now consider an example:
 - $-A = \{0,1,2,3,4\}$
 - $-B = \{5,6,7,8,9\}$

Applying each operation sequentially:

$$a[0] = a[1] + b[0] \rightarrow a[0] = 1 + 5 \rightarrow a[0] = 6$$

 $a[1] = a[2] + b[1] \rightarrow a[1] = 2 + 6 \rightarrow a[1] = 8$
 $a[2] = a[3] + b[2] \rightarrow a[2] = 3 + 7 \rightarrow a[2] = 10$
 $a[3] = a[4] + b[3] \rightarrow a[3] = 4 + 8 \rightarrow a[3] = 12$

$$a = \{6, 8, 10, 12, 4\}$$

Dependencies: Write After Read (3/3)

- Now try vector operations:
 - $-A = \{0,1,2,3,4\}$
 - $-B = \{5,6,7,8,9\}$

```
int A[N], B[N], i;
for (i=0; i<N; i++)
  A[i] = A[i+1] + B[i];</pre>
```

```
Applying vector operations, i=\{1,2,3,4\}:
a[i+1] = \{1,2,3,4\} (load)
```

 $b[i] = \{5,6,7,8\}$ (load)

 $\{1,2,3,4\} + \{5,6,7,8\} = \{6, 8, 10, 12\}$ (operate)

a[i] = {6, 8, 10, 12} (store)


$$a = \{6, 8, 10, 12, 4\} = \{6, 8, 10, 12, 4\}$$
 Vectorizable

Dependencies: Read After Write (1/3)

- Vectorization : No
- Parallelization: No

```
int A[N], B[N], i;
for (i=0; i<N; i++)
   A[i+1] = A[i] + B[i+1];</pre>
```

Observe reads and writes into a given location



Dependencies: Read After Write (2/3)

- Now consider an example:
 - $-A = \{0,1,2,3,4\}$
 - $-B = \{5,6,7,8,9\}$

Applying each operation sequentially:

$$a[1] = a[0] + b[1] \rightarrow a[1] = 0 + 6 \rightarrow a[1] = 6$$

 $a[2] = a[1] + b[2] \rightarrow a[2] = 6 + 7 \rightarrow a[2] = 13$
 $a[3] = a[2] + b[3] \rightarrow a[3] = 13 + 8 \rightarrow a[3] = 21$
 $a[4] = a[3] + b[4] \rightarrow a[4] = 21 + 9 \rightarrow a[4] = 30$

$$a = \{0, 6, 13, 21, 30\}$$

Dependencies: Read After Write (3/3)

- Now try vector operations:
 - $-A = \{0,1,2,3,4\}$
 - $-B = \{5,6,7,8,9\}$

```
int A[N], B[N], i;
for (i=0; i<N; i++)
   A[i+1] = A[i] + B[i+1];</pre>
```

Applying vector operations, i={0,1,2,3}:

$$A[i] = \{0,1,2,3\}$$
 (load)

$$B[i+1] = \{6,7,8,9\}$$
 (load)

$$\{0,1,2,3\} + \{6,7,8,9\} = \{6, 8, 10, 12\}$$
 (operate)

$$A[i] = \{6, 8, 10, 12\}$$
 (store)

$$A = \{0, 6, 8, 10, 12\} \neq \{0, 6, 13, 21, 30\}$$

Not Vectorizable

Dependencies: Write After Write

- Vectorization : No
- Parallelization: No

```
for (i=0; i<n; i++) {
    a = b[i] + 1;
    c[i] = a + 2;
}
```

Multiple loop iterations alter the value of a single variable.

- If an identical address exists for any two (or more) store operations, the result to be stored is indeterminate.
- For this reason, "write after write" is nonvectorizable.

Dependencies: Read After Read

- Vectorization : Yes
- Parallelization: Yes

```
int A[N], B[N], C[N], i;
for (i=0; i<N; i++)
A[i] = B[i%2] + C[i];
```

There is not really a dependency here.

- There is not really a dependency in "read after read". The loop could be vectorized.
- However, the compiler might find it tricky to use vector instructions.

Data Dependencies

- Read After Write
 - Not vectorizable
 - Not parallelizable
- Write after Read
 - Vectorizable
 - Not parallelizable

- Read After Read
 - Vectorizable
 - Parallelizable
- Write after Write
 - Not Vectorizable
 - Not parallelizable

- If parallelization is possible then vectorization is trivially possible.
- Vectorization does not imply parallelization.

4. Auto-vectorization

Main issues with auto-vectorization

- Aliasing, alignment, data dependencies, branching, ...
- In general lack of knowledge of the compiler

Ways to solve them

- Compiler directives, ternary operator
- Proper data structures (e.g., Structure of Arrays)

Still worth trying auto-vectorization

- It's (almost) a free lunch!
- 100% portable code
- No dependencies

Compiler Flags

Optimize options

- For gcc, clang: -O3 or -O2 -ftree-vectorize
- For icc: -O2 or -O3. Use -no-vec to disable it

Specific architecture

- For avx2: -mavx2 on gcc/clang, -axAVX2 -xAVX2 on icc
- For avx512 on gcc/clang : -march=skylakeavx512
- For avx512 on icc: -xCORE-AVX512
- For optimal vectorization depending on your CPU:
 -march=native on gcc/clang, -xHOST on icc

Visualizing the Auto-vectorization

```
COMPILER
EXPLORER
                                                                                                                                                                                                                                                                                                                                           Sponsors intel PC-lint Sills
                                                                     Add... ▼ More ▼
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Share ▼ Policies ▼
intro-sum.c X
                                                                                                                                                                                                                                                                                    x86-64 gcc 11.2 (C, Editor #1, Compiler #1) X
                                                                                                                                                                                                                       С
              ■ Save/Load + Add new... ▼ Vim
                                                                                                                                                                                                                                                                                     x86-64 gcc 11.2
                                                                                                                                                                                                                                                                                                                                                                                            -O3
                                                                                                                                                                                                                                                  With the same of t
                        int Sum1ToN(int n){
                                                                                                                                                                                                                                                                                                   Output... TFilter... ELibraries + Add new... Add tool...
                           int sum = 0;
                                                                                                                                                                                                                                                                                                                                                           edi, 2
                                                                                                                                                                                                                                                                                       101
                                                                                                                                                                                                                                                                                                                                   shr
                           for (int i = 0; i < n; i++){
                                                                                                                                                                                                                                                                                        102
                                                                                                                                                                                                                                                                                                                                  sal
                                                                                                                                                                                                                                                                                                                                                          rdi, 4
                                                                                                                                                                                                                                                                                                           .L15:
                                                                                                                                                                                                                                                                                        103
                                    sum +=i;
                                                                                                                                                                                                                                                                                        104
                                                                                                                                                                                                                                                                                                                                  movdqu xmm2, XMMWORD PTR [rsi+rax]
          5
                                                                                                                                                                                                                                                                                                                                  movdqu xmm3, XMMWORD PTR [rcx+rax]
                                                                                                                                                                                                                                                                                        105
                                                                                                                                                                                                                                                                                        106
                                                                                                                                                                                                                                                                                                                                   add
                                                                                                                                                                                                                                                                                                                                                          rax, 16
                            return sum;
                                                                                                                                                                                                                                                                                        107
                                                                                                                                                                                                                                                                                                                                   paddd
                                                                                                                                                                                                                                                                                                                                                          xmm0, xmm2
         7
                                                                                                                                                                                                                                                                                        108
                                                                                                                                                                                                                                                                                                                                  paddd
                                                                                                                                                                                                                                                                                                                                                          xmm0, xmm3
         8
                                                                                                                                                                                                                                                                                        109
                                                                                                                                                                                                                                                                                                                                   cmp
                                                                                                                                                                                                                                                                                                                                                          rax, rdi
                                                                                                                                                                                                                                                                                        110
                                                                                                                                                                                                                                                                                                                                                          .L15
                        int Sum(int n){
                                                                                                                                                                                                                                                                                        111
                                                                                                                                                                                                                                                                                                                                  movdqa xmm1, xmm0
                           int sum = 0,a[n],b[n];
      10
                                                                                                                                                                                                                                                                                        112
                                                                                                                                                                                                                                                                                                                                                           edi, edx
                                                                                                                                                                                                                                                                                        113
                                                                                                                                                                                                                                                                                                                                  psrldq xmm1, 8
     11
                                                                                                                                                                                                                                                                                        114
                                                                                                                                                                                                                                                                                                                                                           edi. -4
      12
                           for (int i = 0; i < n; i++){
                                                                                                                                                                                                                                                                                        115
                                                                                                                                                                                                                                                                                                                                   paddd
                                                                                                                                                                                                                                                                                                                                                          xmm0, xmm1
                                   sum += a[i];
     13
                                                                                                                                                                                                                                                                                       116
                                                                                                                                                                                                                                                                                                                                                          xmm1, xmm0
                                                                                                                                                                                                                                                                                                                                  psrldq
                                                                                                                                                                                                                                                                                                                                                          xmm1, 4
                                    sum += b[i];
                                                                                                                                                                                                                                                                                       117
      14
                                                                                                                                                                                                                                                                                       118
                                                                                                                                                                                                                                                                                                                                   paddd
                                                                                                                                                                                                                                                                                                                                                          xmm0, xmm1
     15
                                                                                                                                                                                                                                                                                       119
                                                                                                                                                                                                                                                                                                                                  movd
                                                                                                                                                                                                                                                                                                                                                           eax, xmm0
      16
                            return sum;
                                                                                                                                                                                                                                                                                                                                                           dl, 3
                                                                                                                                                                                                                                                                                        120
                                                                                                                                                                                                                                                                                                                                   test
                                                                                                                                                                                                                                                                                       121
                                                                                                                                                                                                                                                                                                                                                           .L12
      17
                                                                                                                                                                                                                                                                                       122
                                                                                                                                                                                                                                                                                                           .L14:
      18
                                                                                                                                                                                                                                                                                       123
                                                                                                                                                                                                                                                                                                                                                          r8, edi
                                                                                                                                                                                                                                                                                                                                  movsx
                                                                                                                                                                                                                                                                                        124
                                                                                                                                                                                                                                                                                                                                  sal
                                                                                                                                                                                                                                                                                                                                                          r8, 2
                                                                                                                                                                                                                                                                                        125
                                                                                                                                                                                                                                                                                                                                   add
                                                                                                                                                                                                                                                                                                                                                          rsi, r8
                                                                                                                                                                                                                                                                                        126
                                                                                                                                                                                                                                                                                                                                                          rcx, r8
```

https://www.godbolt.org

Auto-vectorization Requirements (1/2)

- The loop count must be known at entry to the loop at runtime.
- Branching in the loop inhibits vectorization.
- Data dependencies in the loop could prevent vectorization.
- Non-contiguous memory access hampers vectorization efficiency.

Auto-vectorization Requirements (2/2)

- Only the innermost loop is eligible for vectorization.
- A function call or I/O inside a loop prohibits vectorization.
 - Intrinsic math functions (e.g., cos, sin, etc) are allowed because such they are usually vectorized.
 - An inline function can be vectorized because there will be no more function call.

When Auto-vectorization Fails

- When auto-vectorization fails, the programmer may need to do:
 - Add compiler directives
 - -Transform the code
 - Program using vector intrinsics

Compiler Directives

 Compiler vectorizes many loops, but many more can be vectorized if the appropriate directives are used to inform the compiler.

Directives for ICC	Semantics
#pragma ivdep	ignore assumed data dependences
#pragma vector always	ignore efficiency heuristics
#pragma SIMD	give notice to enforce vectorization
#pragma novector	disable vectorization
restrict	assert exclusive access through pointer
_attribute aligned(n)	request memory alignment
memalign(boundary,size)	malloc aligned memory
assume_aligned(ptr, n)	assert memory alignment

Pointer Aliasing (1/4)

- Two seemingly different pointers may point to storage locations in the same array (aliasing).
- Data dependencies can arise when performing loop-based computations using pointers, as the pointers may potentially point to overlapping regions in memory.
- For vectorization to take place, the compiler needs to prove that no data dependencies (overlaps) are possible. This is difficult to do when using pointers.

Pointer Aliasing (2/4)

 Consider the following example. Is it safe to vectorize the for loop?

```
void compute(double *a, double *b, double *c)
{
    for (i=1; i<N; i++) {
        a[i] = b[i] + c[i];
    }
}</pre>
```

Pointer Aliasing (3/4)

If we invoked it as follows:

```
compute(p, p-1, q);
```

 We could substitute these values and construct an equivalent loop:

Not Vectorizable

Pointer Aliasing (4/4)

- We can add directives to guide the compiler.
- C99 introduced "restrict" keyword to inform the compiler that there is no memory overlap (aliasing).

Data Alignment (1/2)

- Vector loads/stores load/store 128 or 256 consecutive bits to a vector register.
- Data addresses need to be 16-byte or 32-byte aligned to be loaded/stored.
- In many cases, the compiler cannot statically know the alignment of the address in a pointer.
- The compiler assumes that the base address is 16-byte aligned and adds a run-time checks.
 - if the runtime check is false, then it uses another code (which may be scalar)

Data Alignment (2/2)

 Manual 16-byte or 32-byte alignment can be achieved by forcing the base address to be a multiple of 16 or 32, e.g.,

```
__attribute___ ((aligned(16))) float b[N];float* a = (float*) memalign(16,N*sizeof(float));
```

 When the pointer is passed to a function, the compiler should be aware of where the aligned address of the array starts.

```
void func1(float *a, float *b, float *c) {
    __assume_aligned(a, 16);
    __assume_aligned(b, 16);
    __assume_aligned(c, 16);
    for int (i=0; i<LEN; i++)
        a[i] = b[i] + c[i];
}</pre>
```

5. Transformations for Vectorization

- When data dependencies are present, vectorization can be achieved by:
 - -Separating (distributing) the statements
 - Freezing loops
 - -Strip mining
 - Removing dependences
 - Changing the algorithm

Distributing

```
for (i=1; i<n; i++){
    b[i] = b[i] + c[i];
    a[i] = a[i-1]*a[i-2]+b[i];
    c[i] = a[i] + 1;
}</pre>
```



```
b[1:n-1] = b[1:n-1] + c[1:n-1];

for (i=1; i<n; i++) {

    a[i] = a[i-1]*a[i-2]+b[i];

}

c[1:n-1] = a[1:n-1] + 1;
```

Freezing Loops

```
for (i=1; i<n; i++) {
    for (j=1; j<n; j++) {
        a[i][j]=a[i][j]+a[i-1][j];
    }
}</pre>
```



Ignoring (freezing) the outer loop

```
for (i=1; i<n; i++) {
    a[i][1:n-1]=a[i][1:n-1]+a[i-1][1:n-1];
}</pre>
```

Strip Mining (1/2)

- Strip-mining, also known as loop sectioning, is a loop transformation technique for enabling vectorization and improving memory locality.
- By fragmenting a large loop into smaller segments or strips, this technique transforms the loop structure in two ways:
 - reduces the number of iterations of the loop by a vectorization factor (VF)
 - increases the temporal and spatial locality in the data cache.

Strip Mining (2/2)

```
for (i=1; i<LEN; i++) {
     a[i] = b[i];
     c[i] = c[i-1] + a[i];
                           Distributing
 for (i=1; i<LEN; i++)
      a[i] = b[i];
 for (i=1; i<LEN; i++)
      c[i] = c[i-1] + a[i];
                           Strip mining
for (i=1; i<LEN; i+=strip_size) {
   a[i:i+strip\_size-1] = b[i:i+strip\_size-1];
   for (j=i; j<strip_size; j++) {</pre>
      c[j] = c[j-1] + a[j];
```

Loop distribution increases the cache miss ratio

Removing Dependences

```
for (i=0; i<n; i++){
     a = b[i] + 1;
     c[i] = a + 2;
for (i=0; i<n; i++){
     \mathbf{y[i]} = \mathbf{b[i]} + \mathbf{1};
     c[i] = y[i] + 2;
a=y[n-1]
y[0:n-1] = b[0:n-1] + 1;
c[0:n-1] = y[0:n-1] + 2;
a=y[n-1]
```

Changing the Algorithm (1/2)

Counting number of matches in two strings

```
int count(char* string1, char* string2, int size)
   int r = 0;
   for (int j = 0; j < size; ++j) {
      if (string1[j] == string2[j])
         ++r;
    return r;
```

Not Vectorizable

Changing the Algorithm (2/2)

Counting number of matches in two strings

```
int count(char* string1, char* string2, int size)
   int r=0;
   bool b;
   for (int j = 0; j < size; ++j) {
        b = (string1[j] == string2[j]);
       r += b;
   return r;
```

Vectorizable

6. An Overview of Intel Intrinsics

Principles

- a) Intrinsics are functions that the compiler replaces with the proper assembly instructions.
- b) It hides nasty assembly code but maps 1 to 1 to SIMD assembly instructions.
- c) Using intrinsics means that we are essentially writing assembler code directly in the program.

Pros

- Easy to use
- Full power of SIMD can be achieved

Cons

- Very verbose, very low level
- Processor specific

Intel Intrinsics Data Types

Name	16 bytes	32 bytes	64 bytes
Integers	m128i	m256i	m512i
16-bit float	m128h	m256h	m512h
32-bit float	m128	m256	m512
64-bit float	m128d	m256d	m512d

Data Types Usage Guidelines

- a) Use data types only with the respective intrinsics.
- b) Use data types only on either side of an assignment, as a return value, or as a parameter. You cannot use it with other arithmetic expressions (e.g., +, -, etc).
- c) Use data types as objects in aggregates, such as unions, to access the byte elements and structures.

Intel Intrinsics Naming Conventions

Naming convention:

```
_mm<S><mask>_<op>_<suffix> (data_type param1, ...) where
```

- a) <S>: empty for SSE, 256 for AVX2 and 512 for AVX512
- b) <mask>: empty or mask or maskz (AVX512 only)
- c) <op>: the operator (e.g., add, mul, ...)
- d) <data_type>: describes the data in the vector

Example:

- a) _mm256_mul_ps: Multiply packed single-precision
- b) _mm512_maskz_add_pd: Add packed double-precision using zeromask

Intel Intrinsics Guide: https://www.intel.com/ content/www/us/ en/docs/intrinsics-guide/index.html

Subgroups of Intrinsics (1/2)

- Initialization instructions
 - e.g., _mm_setzero_ps, _mm256_set_epi8
- Data movement instructions
 - e.g., _mm256_load_pd, _mm_maskstore_pd
- Arithmetic instructions
 - e.g., _mm256_add_ps, _mm256_mul_pd
- Fused multiply and add (FMA) instructions
 - e.g., _mm_fmadd_ps, _mm_fnmsub_ps
- Logical and shift instructions
 - e.g., _mm_or_pd, _mm_andnot_pd, _mm_srli_epi16

Subgroups of Intrinsics (2/2)

- Comparison instructions
 - e.g., _mm_cmp_pd, _mm_comigt_ss
- Permute instructions
 - e.g., _mm256_permute_pd, _mm256_permute4x64_pd
- Pack and unpack instructions
 - e.g., _mm_unpackhi_ps, _mm_unpacklo_epi32
- Shuffle instructions
 - e.g., _mm_shuffle_ps, _mm_blend_ps
- Conversion instructions
 - e.g., _mm_cvtepi32_ps, _mm256_cvtpd_epi32

Steps for Programming with Intrinsics

- 1. Chose the instruction set (e.g., SSE/AVX/...)
- 2. Declare the corresponding header

```
for SSE for AVX
#include <xmmintrin.h> #include <immintrin.h>
```

- 3. Create streams and SIMD data structures
- 4. Call intrinsic functions

```
intrinsics: _mm_add_ps (__m128 a, __m128 b) _mm256_sqrt_pd (__m256d a)

instructions: addps xmm, xmm vsqrtpd ymm, ymm
```

7. Examples with Intrinsics

- A. Vector Dot Product
- **B.** Matrix Transpose

Vector Dot Product——Scalar Code

```
Vector Dot Product \begin{bmatrix} 2 \\ 7 \\ 1 \end{bmatrix} \cdot \begin{bmatrix} 8 \\ 2 \\ 8 \end{bmatrix} = 2 \cdot 8 + 7 \cdot 2 + 1 \cdot 8 = 38

float dotProduct (float* p1, float* p2, int count)

{

float result = 0;

float* const p1End = p1 + count;
```

return result;

for(; p1 < p1End; p1++, p2++)

result += p1[0] * p2[0];

https://github.com/Const-me/SimdIntroArticle/blob/master/DotProduct/scalar.cpp

Vector Dot Product—Vectorized Version

```
using SSE Intrinsics
float dotProduct( float* p1, float* p2, int count ) {
          assert(0 == count \% 4);
          __m128 acc = _mm_setzero_ps(); //Return vector with zero
          float* const p1End = p1 + count;
          for(; p1 < p1End; p1 += 4, p2 += 4)
               // Load 2 vectors, 4 floats / each
               const \underline{\phantom{m}} m128 a = \underline{\phantom{m}} m_loadu_ps( p1 );
               const \underline{\phantom{a}} m128 b = \underline{\phantom{a}} mm_loadu_ps( p2 );
              // Compute dot product of them. The 0xFF constant means "use all 4"
source lanes, and broadcast the result into all 4 lanes of the destination".
               const \underline{\phantom{a}} m128 dp = \underline{\phantom{a}} mm_dp_ps( a, b, 0xFF );
               acc = _mm_add_ps( acc, dp ); //Add the dot product
          return _mm_cvtss_f32( acc );
                                                    //Convert m128 into 32-bit floats
```

Matrix Transpose——Scalar Code


```
void transpose(double *x, double *y, int n)

\frac{d}{d} \rightarrow \begin{bmatrix} d & b & c \\ d & e & f \\ d & h & i \end{bmatrix}^{\mathsf{T}}


   double *s=x,*d=y;
   for(int i=0;i<n;i++)
       d=y+i;
       for(int j=0; j< n; j++) {
           *d=*(s++);
             d+=n;
```


https://www.cxyzjd.com/article/artorias123/90513600

 We consider 2D (4 × 4) blocking to perform the transposition one submatrix at a time.



https://www.cxyzjd.com/article/artorias123/90513600







a_0	b_0	c_0	d_0
a ₁	b ₁	C ₁	d_1
a_2	b_2	C_2	d_2
a_3	b_3	C_3	d_3

- Transpose of a 4 × 4 matrix
 - Permute instruction: _mm256_permute4x64_pd
 - Shuffle instruction: _mm256_blend_ps
 - Unpack instructions: _mm256_unpacklo_pd, _mm256_unpackhi_ps


 Permute instructions provide intrinsics that return a vector containing the rearranged elements of a vector.




- Shuffle intrinsics select elements from two input vectors and place them in the output vector.
- For example, d = _mm_blend_ps(s1,s2, 0001B)



- Pack and unpack instructions support conversion between packed and unpacked data.
- For example, d = _mm_unpacklo_ps(s1,s2) unpacks and interleaves the low-order data elements of the source vectors (s1, s2) and stores the results in the destination vector d.



Transpose of a 4 × 4 matrix



using AVX Intrinsics


```
void tran_kernel4x4(const __m256d s1,const __m256d s2,const __m256d
s3,const __m256d s4,double *d1,double *d2,double *d3,double *d4)
         _m256d t1,t2,t3,t4,t5,t6,t7,t8;
       t1 = _mm256_permute4x64_pd(s1,0b01001110);
                                                          //a2,a3,a0,a1
       t2=_mm256_permute4x64_pd(s2,0b01001110);
                                                          //b2,b3,b0,b1
       t3 = mm256 permute4x64 pd(s3,0b01001110);
                                                          //c2,c3,c0,c1
       t4=_mm256_permute4x64_pd(s4,0b01001110);
                                                          //d2,d3,d0,d1
       t5=_mm256_blend_pd(s1,t3,0b1100);
                                                          //a0,a1,c0,c1
       t6=_mm256_blend_pd(s2,t4,0b1100);
                                                          //b0,b1,d0,d1
       t7 = _{mm256\_blend\_pd}(t1,s3,0b1100);
                                                          //a2,a3,c2,c3
       t8 = _mm256\_blend\_pd(t2,s4,0b1100);
                                                          //b2,b3,d2,d3
       _mm256_store_pd(d1,_mm256_unpacklo_pd(t5,t6)); //a0,b0,c0,d0
       _mm256_store_pd(d2,_mm256_unpackhi_pd(t5,t6)); //a1,b1,c1,d1
       _mm256_store_pd(d3,_mm256_unpacklo_pd(t7,t8)); //a2,b2,c2,d2
       _mm256_store_pd(d4,_mm256_unpackhi_pd(t7,t8)); //a3,b3,c3,d3
```

8. Overview of ARM SVE



ARM SVE (Scalable Vector Extension)

- SVE is vector length agnostic (VLA)
 - Vector length (VL) is a hardware implementation choice from 128 up to 2048 bits.
 - SVE operates on individual lanes of vector controlled by of a governing predicate register.
 - SVE eliminates loop heads and tails and other overhead by processing partial vectors.



SVE versus Traditional Methods

- For example, how do we compute data which has ten chunks of 4-bytes?
- Intel 64 (scalar)
 - Ten iterations over a 4-byte register
- SSE (128-bit vector)
 - Two iterations over a 16-byte register + two iterations of a drain loop over a 4-byte register
- SVE (128-bit VLA)
 - Three iterations over a 16-byte
 VLA register with an adjustable predicate



Vector Length Agnostic (VLA) Programming (1/3)

Sum the elements in two integer arrays

```
void sum(int *a, int *b, int *c, int N)
{
    int i;
    for (i = 0; i < N; ++i)
        a[i] = b[i] + c[i];
}</pre>
```

Scalar Code

Vector Length Agnostic (VLA) Programming (2/3)

```
void sum(int *a, int *b, int *c, int N) {
  int i;
  for (i = 0; i \le N - 4; i += 4) { // vector loop
         _{m128i} vb = _{mm_{loadu}si128(b+i)};
         _{m128i} vc = _{mm_{loadu_{si128(c+i);}}
       _{m128i} va = _{mm_add_epi32(vb,vc)};
       _mm_store_si128(a+i,va);
  for (; i < N; ++i)
                                     // loop tail
      a[i] = b[i] + c[i];
         Vectorized Version (x86/SSE2)
```

Vector Length Agnostic (VLA) Programming (3/3)

```
# x0 is 'a', x1 is 'b', x2 is 'c', x3 is 'i', x4 is 'N'
                                                      # set 'i=0'
                    x3, 0
           mov
                    cond
                                                      # branch to 'cond'
           h
loop_body:
           ld1w
                    z0.s, p0/z, [x1, x3, 1s1 2]
                                                      # load vector z0 from 'b + i'
           ld1w
                    z1.s, p0/z, [x2, x3, lsl 2]
                                                      # load vector z1 from 'c + i'
                    z0.s, p0/m, z0.s, z1.s
           add
                                                      # add the vectors
                    z0.s, p0, [x0, x3, lsl 2]
                                                      # store vector z0 at 'a + i'
           st1w
                                                      # increment 'i'
                    x3
           incw
     cond:
           whilelt p0.s, x3, x4
                                                      # build the loop predicate p0
                                                      # p0.s[idx] = (x3 + idx) < x4
           b.first loop_body
                                                      # branch to 'loop_body'
           ret
                    Vectorized Version (ARM/SVE)
```

Vectorization

75

References

- Intel Intrinsics Guide: https://software.intel.com/sites/landingpage/ IntrinsicsGuide/
- Practical SIMD Programming: http://www.cs.uu.nl/docs/ vakken/magr/2017-2018/files/SIMD%20Tutorial.pdf
- SIMD for C++ Developers: http://const.me/articles/simd/simd.pdf
- Improving performance with SIMD intrinsics in three use cases: https://stackoverflow.blog/2020/07/08/improving-performance-with-simd-intrinsics-in-three-use-cases/
- Crunching Numbers with AVX and AVX2: https://www.codeproject.com/Articles/874396/Crunching-Numbers-with-AVX-and-AVX
- A sneak peek into SVE and VLA programming: https://developer.arm.com/solutions/hpc/resources/hpc-white-papers/a-sneak-peek-into-sve-and-vla-programming