




I/O impedances of Deg. CS stage



Input Imp:



$$R_{in} = \infty$$



at low frequency

Output Imp: ($\lambda > 0$)



$$\therefore R_{out} = R_D \parallel [(1+g_m R_S)r_o]$$

Biasing Techniques:




one possible choice to bias

$$\frac{R_2}{R_1 + R_2} V_{DD} = V_{GS}$$


Observations ($\lambda = 0$)

① $R_{in} = R_1 \parallel R_2$



Input Imp: $R_1 \parallel R_2$

$$\frac{V_{out}}{V_{in}} = \frac{V_x}{V_{in}} \cdot \frac{V_{out}}{V_x} = \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_{in,eq}} (g_m R_D)$$




choose $R_1 \parallel R_2 \gg R_{in,eq}$ to minimize the attenuation

② Can we increase R_D to increase gain?

make sure the sat. it's o.k.


中国·杭州 HANGZHOU CHINA

$$\textcircled{3} \quad I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{DD} \frac{R_2}{R_1 + R_2} - V_{TH})^2$$



sensitive to V_{DD} , $\mu_n C_{ox}$, V_{TH} , temp.

④ Reduced sensitivity with Deg. CS stage



$$V_{DD} \frac{R_2}{R_2 + R_1} = V_{GS} + I_D R_S$$

V_{DD} 的变化不会影响 V_{GS} 的一部分

且 V_{GS} 与 I_D 有关

I_D 与 V_{GS} 有关

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$


Self-Biased CS stage $\lambda = 0 \Rightarrow$ 静态工作点

$$V_{TH} \downarrow \Rightarrow I_D \uparrow$$


$$\text{Drain Voltage} = V_{DD} - I_D R_D = \text{Gate Voltage}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{DD} - I_D R_D - V_{TH})^2$$

$$V_{TH} \downarrow \Rightarrow I_D \uparrow$$




Example $\lambda = 0$



$$\frac{V_{out}}{V_{in}} = \frac{V_{out}}{V_X} \cdot \frac{V_X}{V_{in}} = - \frac{R_{D1}}{\frac{1}{g_{m1}} + R_S} \cdot (-g_{m2} \cdot R_{D2})$$

Common-Gate Topology



$$V_{in} \uparrow \quad V_{out} \uparrow \quad A_v > 0.$$