






Op Amp Basics



$$V_{out} = (V_{in1} - V_{in2}) A_o$$

Input / Output characteristics





for ideal Op Amp

Input Imp: ∞


Output Imp: 0

$A_o: \infty$




Observations

- ① If $V_{out} \approx$ a few volts and $A_o \approx 1000 \Rightarrow V_{in1} - V_{in2} \approx$ a few mV.
- ② If we can visualize a complex circuit as an op amp, the analysis becomes simpler.



Non inverting Amplifier



Case \bar{L} : $N_0 \rightarrow \infty$

$$V_{\text{ant}} = (V_{i, h_1} - V_{i, h_2}) A_0$$


finite $\underbrace{\hspace{1cm}}_{\rightarrow \text{very small}} \text{ very large}$

$$\Rightarrow v_{i, n_1} \leq v_{i, n_2}$$

$$\Rightarrow V_{out} = \frac{V_{in}}{R_L} (R_1 + R_L)$$

至此，用 OPMIP 电路相对于 MOS 放大，可以减少对工艺参数的依赖，比如跨导。

Case II: No not very high




$$V_x = V_{out} \frac{R_2}{R_1 + R_2}$$

$$(V_{in} - V_x) A_v = V_{out}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \frac{A_o}{1 + \frac{R_L}{R_1 + R_2} A_o} = \frac{1}{\frac{1}{A_o} + \frac{R_L}{R_1 + R_2}}$$

close loop gain \checkmark if $\frac{R_2}{R_1 + R_2} A_o \gg 1 \Rightarrow \frac{V_{out}}{V_{in}}$ relatively indep of A_o

Quiz.




Assume $\forall A_0 \rightarrow \infty$


$$\therefore V_A \subseteq V_B$$

CS-Säge $V_{out} = (-g_m R_D) = V_{in} \Rightarrow \frac{V_{out}}{V_{in}} = -\frac{1}{g_m R_D}$

Inverting Amplifier



Input Impedance $\approx R_1$.


 $R_2 = \frac{V_o}{i_x} = R_1$

Case I. $A_c \rightarrow \infty$

$$\frac{V_{in}}{R_1} = \frac{-V_{out}}{R_2}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = - \frac{R_2}{R_1}$$

Case 12. No not very high


$$\left. \begin{aligned} V_x &= \frac{V_{out}}{-\beta_0} \cdot 5 \\ \frac{V_{in} - V_x}{121} &= \frac{V_x - V_{out}}{122} \end{aligned} \right\} \Rightarrow \frac{V_{out}}{V_{in}} = \frac{-1}{\frac{121}{122} + \frac{1}{\beta_0} \cdot \frac{\beta_1 + \beta_2}{121}}$$



Example of Application: Voltage Regulator



AC-DC 降壓電路，~~需要~~ 一个 $P=10\%$ 的





$$V_{REF} > V_{in}$$

$V_{out} \uparrow \Rightarrow V_{in} \uparrow \Rightarrow V_x \downarrow \Rightarrow V_{out} \downarrow$
起負反饋 R_1, R_2 的作用。

$$V_{out} = V_{REF} \left(1 + \frac{R_1}{R_2}\right)$$

Unity-Gain Buffer



$$\frac{V_{out}}{V_{in}} \approx 1$$

$$\frac{V_{out}}{V_{in}} \approx 1 + \frac{R_2}{R_1}$$


Input Imp $\approx \infty \Rightarrow$ can sense voltage without loading the circuit

utilize Thevenin Equivalent to analyze Output Imp.



$$i_x = \frac{V_x - A_{ol}(-V_x)}{R_{out}}$$


$$\frac{V_x}{V_{in}} = \frac{R_{out}}{A_{ol} + 1}$$



very small


3 位有效数字

General Inverting Amp.



$$\frac{V_{out}}{V_{in}} \approx -\frac{Z_2}{Z_1}$$

Integrator



A_0 large:

$$\frac{V_{out}}{V_{in}} = -\frac{\frac{1}{C_1 s}}{R_1} = -\frac{1}{R_1 C_1 s}$$

POE at origin
no bound

current throu $R_1 \approx \frac{V_{in}}{R_1}$

current throu cap $\approx C \frac{dV}{dt}$

$$-\frac{dV_{out}}{dt} C_1 \approx \frac{V_{in}}{R_1} \Rightarrow V_{out} = -\frac{1}{R_1 C_1} \int V_{in} dt$$


If A_0 is not large

$$V_x = -\frac{V_{out}}{A_0}$$

$$\frac{V_{in} + \frac{V_{out}}{A_0}}{R_1} = \frac{-\frac{V_{out}}{A_0} - V_{out}}{\frac{1}{C_1 s}}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \frac{-1}{\frac{1}{A_0} + (1 + \frac{1}{A_0}) R_1 C_1 s} \rightarrow \text{pole not at origin, no bound}$$

Differentiator




$$\frac{V_{out}}{V_{in}} = -\frac{R_1}{\frac{1}{C_1 s}} = -R_1 C_1 s$$

Plot the freq. response



Voltage Adder (Summer)



$$V_{out} = -R_F \left(\frac{V_{in1}}{R_1} + \frac{V_{in2}}{R_2} \right)$$