
Computer Architecture Homework 4

Spring 2023, March

1 Boolean Algebra and Logic Gates

For the circuit shown below:



a. Write the Boolean Expression of the circuit and simplify it step by step (as simple as possible).(10 pts)

output =
$$\overline{AB} + C(\overline{C} + BC + \overline{AA})$$


= $\overline{AB} + C\overline{C} + BCC + \overline{AA}C$
= $\overline{AB} + BC + \overline{AC}$
= $\overline{AB} + BC + \overline{AC} + \overline{AB}C$
= $\overline{AB} + BC + \overline{ABC} + \overline{ABC}$
= $\overline{AB} + BC + \overline{ABC} + \overline{ABC}$
= $\overline{AB} + BC + \overline{ABC} + \overline{ABC}$
= $\overline{AB} + BC$

(B,B)

b. Write the Truth Table of the simplified Boolean Expression.(10 pts)


A	В	С	Output		
1	1	1	1		
1	1	0	0		
1	0	1	O		
1	0	0	U		
0	1	1	1		
0	1	0	0		
0	0	1	j j		
0	0	0	1		

c. Create a circuit of Boolean Expression $\underline{Y} = A + B$ using only NAND gates.(10 pts)



2 FSM


a.



(1) (5 pts)Start with the initial state, the FSM outputs a 1 if it detects the pattern (bitstring): two or more SUCCESSIVE (1) (2) (5 pts)What would it output for the input bitstring "011001110"?

0010001110.

b. Draw a FSM that outputs 1 when it receives $\underline{\text{two or more successive '0'}}$. Complete the following graph.(20 pts)




c. Fill out the remainder of the table for the FSM in (b).(10 pts)

Input	-	1	0	0	1	0	1	0	0
Next State	A	Α	B	С	Α	В	A	В	(
Output	-	O,	, D	1	. 0	0	0	0	1

3 SDS

In the following circuit, NOT gates have a delay of 1ns, AND gates have a delay of 4ns, NAND gates have a delay of 6ns, OR gates have a delay of 3ns. The registers have a clk-to-q delay of 4ns and setup times of 6ns. Assume the inputs comes from registers and output is connected to a register. All the delays refer to propagation delay.



a. What is the minimum acceptable clock cycle time for this circuit? What clock frequency does it correspond to? (please include enough explanation) (20

TCIR > tpq + tpd + set up

$$R_1 : B \rightarrow NDT \rightarrow AND \rightarrow NDT \rightarrow R_1$$
 $R_2 : B \rightarrow IR \rightarrow R_2$
 $C : R_2 \rightarrow NAND \rightarrow AND \rightarrow C$
 $TCIR > 4 + b + 4 + b = 13 ns$
 $TCIR > 4 + b + 4 + b = 20 ns$
 $TCIR > 20 ns$

b. What is the maximum allowable hold time for the registers that allows this circuit run correctly? (please include enough explanation)(10 pts)

circuit run correctly? (please include enough explanation) (10 pts)

$$t_{cd} \approx hold time - t_{ccq} \implies hold time \leq t_{cd} + t_{ccq}$$

R₁: R₁ \rightarrow 0R \rightarrow R₂

$$hold time = 3 + 4 = 7ns$$

R₂: R₂ \rightarrow NAND \rightarrow AND \rightarrow C hold time \leq b + 4 + 4 = 14ns

A \rightarrow AND \rightarrow NOT \rightarrow R, hold time \leq 4 + 1 + 4 \leq 9ns

B: B \rightarrow 0R \rightarrow R₂

$$hold time \leq 7ns$$

$$hold time \leq 7ns$$

$$hold time \leq 7ns$$

$$hold time = 7ns$$