Course Info

- Lab 7 next week, prepare before lab sessions!
- Project 1.2 ddl soon (March 31st).
- Project 2.1 coming soon! April 14th ddl.
- Next week discussion on pipeline & superscalar.
- Mid-term I solution & score released. If you have questions about the solution, feel free to ask on Piazza; If you have questions regarding your marks, email the instructors BEFORE April 2nd.
 We will get back to you ASAP.
- Any regrade request after April 2nd WOULD NOT be considered.

Course Info

- HW4 released. Submit your paper homework to the box below (at SIST 3-322). DDL April 7th.
- Remember to add your name. You have only one chance to submit and cannot be withdrawn.





CS 110 Computer Architecture Hazards & Advanced Techniques

Instructors:

Siting Liu & Chundong Wang

Course website: https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2023/index.html

School of Information Science and Technology (SIST)
ShanghaiTech University

Review

- We have built a pipelined processor!
 - Each instruction might consumes a longer time, but the overall throughput is improved
 - $T_{clk} = Max delay(t_{IF}, t_{ID}, t_{EX}, t_{MEM}, t_{WB})$
 - Max Frequency = 1/Max delay
- A hazard is a situation in which a planned instruction cannot execute in the "proper" clock cycle.
 - Structural hazard: does not exist in our current design
 - Data hazard:
 - Solution 1: insert nop/bubble/stall, CPI increased

Three Types of Pipeline Hazards

A hazard is a situation in which a planned instruction cannot execute in the "proper" clock cycle.

Structural hazard:

 Hardware does not support access across multiple instructions in the same cycle

Data hazard:

- Instructions have data dependency
- Occurs when an instruction reads a register before a previous instruction has finished writing to that register


```
add t0,t1,t2

lw t0,8(t3)

or t3,t4,t5

sw t0,4(t3)

sll t6,t0,t3
```



Covered by RegFile write-then-read in the same clock cycle

Solution 1

Starting from cc3

t3 value

cc3 cc5 cc4 sll t6, t0, t3 add t0,t1,t2 cc6 cc7 cc8 Reg lw t0,8(t3) Reg Solution 1: Stalls: 3 nops DM Reg or t3, t4, t5 Reg DM sw t0,4(t3)sll t6, t0, t3 Reg DM

Prev.

Prev.

Prev.

Prev.

7

New


add t0, t1, t2

lw t0,8(t3)


New

Prev.


Stalls and Performance




Solution 2: Forwarding/Bypassing




Adjust the Datapath: Add Extra Connections



Adjust the Datapath



Adjust the Datapath




Also have to make sure MEM/WB.rd == ID/EX.rs1 What if? the previous instruction EX/MEM.rd == ID/EX.rs1 does write back. PC PC d +4 rs1 x[rs1] result_ datar rs2 Comp. Dec/ 401 x[rs2] addr rd Imem for Br. Ctrl **Dmem** data∧ Instruction x[rs2] imm imm result l Gen. Ctrl. signal\$ imm_sel rd rs1 EX/MEM.rd == ID/EX.rs2 EX/MEM MEM/WB ID/EX MEM/WB.rd == ID/EX.rs2 cc6 cc7 cc5 cc8 Reg IM Reg or t3, t4, t5 ן ועוט One irrelevant instruction Reg IM DM Reg e.g. sll t1,t2,t6 IM Reg DM Reg add t0,t2,t3

31	30	25	24	21	20	19	15	14	12	11	8	7	6)
	funct7			rs2		rs1		funct	:3		$^{ m rd}$		opcode	R-type
imm[11:0]					rs1		funct3		$^{ m rd}$		opcode	I-type		
ir	nm[11:5]			rs2		rs1		funct	:3		$\mathrm{imm}[4:$	0]	opcode	S-type
imm[12	$2 \mid \lim_{n \to \infty} [1]$	[0:5]		rs2		rs1		funct	:3	imm	$\mathbf{n}[4:1] \mid \mathbf{i}\mathbf{n}$	nm[11]	opcode	B-type
imm[31:12]									$^{\mathrm{rd}}$		opcode	U-type		
														_
[imm[20]] $[imm[10:1]$ $[imm[11]]$				imm[19:12]				$^{ m rd}$			opcode	J-type		
	imm5	会在	没到	7 ro	d									

sw t0,28(t1)

add t0, t2, t3

Also have to make sure the previous instruction does write back.



EX/MEM.rd=28 ID/EX.rs2=t3=x28=28


False positive

14

What about x0?

x0 register stores zero, and its value won't be modified, i.e., if rd is x0, there will never be data hazard on x0. Thus, forwarding/ bypassing is not used.

MEM/WB rd == TD/EX r



MEM/WB.reg (we) What about the input operands? MEM/WB.rd!=0 Do we have to check either? MEM/WB.rd == ID/EX.rs1 EX/MEM.reg (we) add t3, t4, t5 EX/MEM.rd!=0addi t0, t2, 28 EX/MEM.rd == ID/EX.rs1 PC +4 rs1 x[rs1] result datar rs2 40 Comp. Dec/ x[rs2] addr rd Imem Ctrl for Br. Dmem ldata∧ Instruction x[rs2] imm imm result 4 Gen. Ctrl. signal\$ imm_sel rd rs1 EX/MEM.reg we == 1 EX/MEM MEM/WB ID/FX EX/MEM.rd != 0MEM/WB.reg we == 1 EX/MEM.rd == ID/EX.rs2 MEM/WB.rd != 0 16

MEM/WB.rd == ID/EX.rs2

15 14 19 20What about the input operands? funct7 rs2rs1func Do we have to check either? func imm1:0 rs1imm[11:5] func rs2rs1add t3, t4, t5 addi t0, t2, 28 imm[10:5]imm[12]rs1funct rs2False positive imm[31:12] EX/MEM.rd=28 ID/EX.rs2=t3=x28=28 imm[20] imm[10:1 imm[11] imm[19:12] PC PC PC +4 rs1 x[rs1] result. datar rs2 40 Comp. Dec/ x[rs2] addr rd Imem for Br. Ctrl Dmem <u>data∧</u> Instruction x[rs2] imm imm result 4 Gen. Ctrl. signal\$ imm_sel rd rs1 EX/MEM MEM/WB ID/EX


What about the input operands? Do we have to check either?


add t3,t4,t5 addi t0,t2,28

EX/MEM.rd=28

ID/EX.rs2=t3=x28=28








EX/MEM

ID/EX


MEM/WB


Forwarding also Resolves sw Hazards




(2) When are data consumed?

Extra Consideration on 1w





Extra Consideration on 1w



Code Scheduling to Avoid Stalls

```
Assume C code: D=A+B; E=A+C
A, B, C addresses are 0(t0), 4(t0), 8(t0)
D, E addresses are 12(t0), 16(t0)
                              A smart compiler reorders the
Naïve RISC-V compiler
                              instructions:
lw t1,0(t0)
                              lw t1,0(t0)
lw t2,4(t0) → / w delay
                            lw t2,4(t0)
add t3, t1, t2
                              lw t4,8(t0)
                             add t3,t1,t2
sw t3,12(t0)
lw t4,8(t0) -> 1 / Me/ay
                             sw t3,12(t0)
                              add t5, t1, t4
add t5, t1, t4
sw t5,16(t0)
                              sw t5,16(t0)
```

Q: How many clk cycles?

CPI> 1 = 3

Code Scheduling to Avoid Stalls

Code scheduling: With knowledge of the underlying CPU pipeline, the compiler reorders code to improve performance.

Up-to-Now: Data Hazards

A hazard is a situation in which a planned instruction cannot execute in the "proper" clock cycle.

1. Structural hazard:

 Hardware does not support access across multiple instructions in the same cycle

Data hazard:

- Instructions have data dependency
- Occurs when an instruction reads a register before a previous instruction has finished writing to that register
- Solution 1: stall
- Solution 2: forwarding/bypassing
- Solution 3: Code scheduling

Control Hazards

A hazard is a situation in which a planned instruction cannot execute in the "proper" clock cycle.

1. Structural hazard:

 Hardware does not support access across multiple instructions in the same cycle

2. Data hazard:


- Instructions have data dependency
- Occurs when an instruction reads a register before a previous instruction has finished writing to that register

3. Control hazard:

Flow of execution depends on previous instruction

Control Hazard Example: Branch

beq rs1,rs2,imm/label




- 1.rs1/rs2 comparison
- 2.PC = PC + imm

Control Hazard Example: Branch

cc6 cc2 cc3 cc4 cc5 cc1 cc7 beq rs1, rs2, imm DM (PC+4) instruction (Might not be the right instruction) (PC+8) instruction (Might not be the right instruction) (PC+12) instruction (Might not be the right instruction) (PC+16/imm) instruction


(Correct instruction)

Control Hazard Example: Branch




Solution 1: Branch Prediction

• For example, a naïve predictor: always guess branch not taken.




Solution 1: Branch Prediction

• For example, a naïve predictor: always guess branch not taken.




Solution 1: Branch Prediction

- Other scheme: dynamic branch prediction using runtime info
 - predict based on history
 - Build an FSM to perform the prediction



Solution 2: Modify the Hardware



Pipeline Conclusion

- Pipelining increases throughput by overlapping execution of multiple instructions
- Hazards potentially limit performance
 - Maximizing performance requires programmer/compiler assistance/hardware modifications

Increasing Processor Performance


- Pipelining
 - "Overlap" instruction execution
 - Deeper pipeline: 5 => 10 => 15 stages
 - Less work per stage → shorter clock cycle
 - But more potential for hazards
 - Multi-issue processor
- CPI measurement: benchmark to obtain time/program

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Time}}{\text{Cycle}}$$

Greater Instruction-Level Parallelism (ILP)


- Multiple issue
 - Replicate pipeline stages => multiple pipelines
 - Start multiple instructions per clock cycle
 - CPI < 1, also use Instructions Per Cycle (IPC)
 - E.g., 4GHz 4-way multiple-issue
 - 16 BIPS, peak CPI = 0.25, peak IPC = 4
 - But dependencies reduce this in practice
 - Superscalar 超标量
 - "Out-of-Order" execution
 - Reorder instructions dynamically in hardware to reduce impact of hazards
- More in CAII & EE219 (about AI chips and HW/SW co-design)

Examples



Multi-issue/superscalar is not multicore

Examples: Superscalar (also Multi-issue)



Examples: GPU




NVIDIA A100

Super"vector"
or
SIMD/MIMD
More on future lectures
(cover by Prof. Wang)

Static Multiple Issue

- aka.: Very Long Instruction Word (VLIW)
- Compiler bundles instructions together
- Compiler takes care of hazards
- Used in Google TPU (an AI chip)




ALU or branch	IF	ID	EX	MEM	WB			
Load or store	IF	ID	EX	MEM	WB			
ALU or branch		IF	ID	EX	MEM	WB		
Load or store		IF	ID	EX	MEM	WB		
ALU or branch			IF	ID	EX	MEM	WB	
Load or store			IF	ID	EX	MEM	WB	
ALU or branch				IF	ID	EX	MEM	WB
Load or store				IF	ID	EX	MEM	WB

CPU Design & Manufacturing


- Specifications defined.
 - Target performance, TPD (power consumption), cost, etc.
- Microarchitecture design
 - Decide ISA, multi-issue/VLIW/superscalar/out-of-order execution, etc.
 - Hardware design using hardware description language (HDL)

CPU Design & Manufacturing

- Using EDA tools
 - To generate gate netlist automatically
 - To perform timing analysis
 - To simulate, verify, clock tree generation, etc.
 - To generate layout (GDSII)



AMD Zen 4 https://ieeexplore.ieee.org/document/10067540




Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core, 2020 ISSCC.

CPU Design & Manufacturing

Manufacturing


Testing/wafer slicing

 Different vendors have different strategies (fabless/IDM/ foundry)



A single die/CPU

Packaging



Summer Interns Needed

- Possible topics
 - Al chip design (for convolutional neural network accelerator)
 - RISC-V CPU design (refer to https://ysyx.oscc.cc/)
- You will learn and practice
 - What you have learnt in the first half CAI course and so on
 - Hardware design using hardware description language (HDL)
 - such as verilog HDL or chisel HDL

