

Course Info

- Lab 5 will be released, get yourself prepared before going to lab sessions! (FSM preview, FSM background knowledge not a must, just use sum of minterm/Karnaugh map)
- Project 1.1! Start early! Do not waste your slip days (CS110P)! DDL March 13th.
- Project 1.2 will be available this week, and will be marked in lab sessions. Deadline March 31th.
- HW3 ddl March 18th.
- Next week discussion on synchronized digital system (SDS)



CS 110
Computer Architecture
Combinational & Sequential Circuits


Instructors:

Siting Liu & Chundong Wang

Course website: [https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/
Spring-2023/index.html](https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2023/index.html)

School of Information Science and Technology (SIST)
ShanghaiTech University

Where are we?



Basic Symbols

- Standard symbols for logic gates

– Buffer, NOT



- Universal sets

– NOT, AND, OR


Can be combined to implement any logics

– AND, NAND



– NAND

– OR, NOR



– NOR

Through Boolean algebra!

Build Combinational Circuits with Basic Logic Gates

- Combinational circuits: the ones that the output of the digital circuits depends solely on its inputs; usually built with logic gates without feedback
 - Step 1: Write down truth table of the desired logic

For example build an XOR
with AND/OR/NOT

A	B	O
0	0	0
0	1	1
1	0	1
1	1	0

Build Combinational Circuits with Basic Logic Gates

- Combinational circuits: the ones that the output of the digital circuits depends solely on its inputs; usually built with logic gates without feedback
 - Step 2: Pick the lines with 1 as the output; write them down in *Sum of Minterms (Product)* form;

For example build an XOR
with AND/OR/NOT

A	B	O
0	0	0
0	1	1
1	0	1
1	1	0

Minterms

$\bar{A}\bar{B}$	m_0
$\bar{A}B$	m_1
$A\bar{B}$	m_2
AB	m_3

Build Combinational Circuits with Basic Logic Gates

- Combinational circuits: the ones that the output of the digital circuits depends solely on its inputs; usually built with logic gates without feedback
 - Step 3: Simplify using Laws of Boolean algebra;

For example build an XOR
with AND/OR/NOT

A	B	O
0	0	0
0	1	1
1	0	1
1	1	0

Your turn!

- Build a half adder:

	Sum	Carry
• $0 + 0 = 0$	0	
• $0 + 1 = 1$	0	
• $1 + 0 = 1$	0	
• $1 + 1 = 0$	1	

$$X + X\bar{Y} = X$$


$$\Rightarrow ac + bcd + abd$$

- Build a 2-bit adder:


	Sum	Carry		Sum	Carry
• $00 + 00 = 00$	0		• $10 + 00 = 10$	0	
• $00 + 01 = 01$	0		• $10 + 01 = 11$	0	
• $00 + 10 = 10$	0		• $10 + 10 = 00$	1	
• $00 + 11 = 11$	0		• $10 + 11 = 01$	1	
• $01 + 00 = 01$	0		• $11 + 00 = 11$	0	
• $01 + 01 = 10$	0		• $11 + 01 = 00$	1	
• $01 + 10 = 11$	0		• $11 + 10 = 01$	1	
• $01 + 11 = 00$	1		• $11 + 11 = 10$	1	

AB CD

Another Simplification Method —Karnaugh Map



Representations of Combinational Logic




Build Larger Blocks—like LEGO®

$$\begin{array}{r} 01010101 \\ + \underline{01110011} \end{array}$$



- Build a full adder (FA): truth table

C	Carry in	A	B	Sum	Carry out
0	0	0	0	0	0
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	1
1	0	0	0	1	0
1	0	0	1	0	1
1	1	0	0	0	1
1	1	0	1	1	1
1	1	1	0	1	1
1	1	1	1	1	1




Other Useful Combinational Circuits


选择器
Selection

- Multiplexer (2-to-1)

$$sel = 0? A : B$$




- Multiplexer (2^n -to-1)




Tree structure

Timing Diagram—Signal & Waveform



Timing Diagram—Signal Grouping



Build an ALU

Instructions are Abstract of Hardware

	imm[31:12]		rd	0110111	LUI
	imm[31:12]		rd	0010111	AUIPC
	imm[20 10:1 11 19:12]		rd	1101111	JAL
	imm[11:0]	rs1	000	rd	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	BGEU
imm[11:0]		rs1	000	rd	LB
imm[11:0]		rs1	001	rd	LH
imm[11:0]		rs1	010	rd	LW
imm[11:0]		rs1	100	rd	LBU
imm[11:0]		rs1	101	rd	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	SW
imm[11:0]		rs1	000	rd	ADDI
imm[11:0]		rs1	010	rd	SLTI
imm[11:0]		rs1	011	rd	SLTIU
imm[11:0]		rs1	100	rd	XORI
imm[11:0]		rs1	110	rd	ORI
imm[11:0]		rs1	111	rd	ANDI

Instructions are Abstract of Hardware



0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
0000	pred	succ	00000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
000000000000			00000	000	00000	1110011
000000000001			00000	000	00000	1110011
csr		rs		d		1110011
csr		rs		d		1110011
csr		rs		d		1110011
csr		zimm	101	rd		1110011
csr		zimm	110	rd		1110011
csr		zimm	111	rd		1110011

Not in CS110


An Arithmetic & Logic Unit (ALU)

- Arithmetic: Add/Sub/Addi
- Logic: **And**/Or/Xor(i) (bit-wise)

并行 \Rightarrow 1T AND Gate 同时
(并行)




Or/Xor similar



An Arithmetic & Logic Unit (ALU)



- Arithmetic: **Add/Sub/Addi**
- Logic: And/Or/Xor(i) (bit-wise)

B 近时 \Rightarrow A 1个Adder的近时




An Arithmetic & Logic Unit (ALU)

- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)






XOR



An Arithmetic & Logic Unit (ALU)

- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)




$$A - B = A + (-B) = A + \bar{B} + 1 \pmod{2^{N-1}}$$



An Arithmetic & Logic Unit (ALU)


- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)

$$A - B = A + (-B) = A + \bar{B} + 1 \pmod{2^{N-1}}$$



An Arithmetic & Logic Unit (ALU)


- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)



An Arithmetic & Logic Unit (ALU)

- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)


From rs1/rs2/imm



An Arithmetic & Logic Unit (ALU)

- Arithmetic: Add/Sub/Addi
- Logic: And/Or/Xor(i) (bit-wise)

From rs1/rs2/imm




Recall: RISC-V Instruction Format

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm	rs1	000	rd	0010011	ADDI
imm	rs1	100	rd	0010011	XORI
imm	rs1	110	rd	0010011	ORI
imm	rs1	111	rd	0010011	ANDI

Recall: RISC-V Instruction Format




Sequential Elements

What about the registers?

时序电路 (有存储功能)

Combinational Circuits with Feedbacks


- Circuits that can remember or store information (steady state only)
- Output depends on not only input but also current state



This structure can implement SRAM/
latches/FFs.



D Latches & D Flip-Flops

- Latches & Flip-Flops are basic sequential circuits
 - D/R-S/J-K/T




One possible implementation of a D latch.

D Latches





A	B	Q0	Q1
0	0		
0	1	1	0
1	0	0	1
1	1		




D Latches

随机,不确定结果





$\overline{Q_0}$
 \uparrow

A	B	Q0	Q1
0	0	keep	keep
0	1	1	0
1	0	0	1
1	1		




2种稳定状态

D Latches




A	B	$Q_0^{(n+1)}$	$Q_1^{(n+1)}$
0	0	$Q_0^{(n)}$	$Q_1^{(n)}$
0	1	1	0
1	0	0	1
1	1		



A red arrow points from the label $Q_0^{(n+1)}$ to the cell containing $Q_0^{(n)}$ in the table.




D Latches



D Latches—Timing Diagram





C	D	A	B	$Q_0^{(n+1)}$	$Q_1^{(n+1)}$
0	0				
0	1				
1	0				
1	1				




Level-triggered

D Flip-Flops




C	D	$Q'^{(n+1)}$	$Q^{(n+1)}$
0	0		
0	1		
1	0		
1	1		




同步

Registers & Synchronized Circuits




Registers & Synchronized Circuits



Clock: operations coordinated by it;
Help control flow of combinational
blocks; “Heartbeat” of the system



Modern CPUs use fast SRAMs
with multiple (dedicated read
and write) ports as register files.



From Wikipedia.



Other Usage of Synchronized Circuits

- PC counter: $PC = PC + 4$ (w/o considering branch/jump)




Other Components: Shift Register

- Cascaded DFFs




Timing Issues

- Why clk frequency cannot goes to infinity?




Typical digital system: a mix of combinational & sequential circuits

1. Setup/hold time of FF




Timing Issues

- Why clk frequency cannot goes to infinity?




Typical digital system: a mix of combinational & sequential circuits

1. Setup/hold time of FF




Timing Issues

- Why clk frequency cannot goes to infinity?




Typical digital system: a mix of combinational & sequential circuits

1. Setup/hold time of FF




Full Picture

t_{cd} : comb. Logic contamination delay
 t_{pd} : comb. Logic propagation delay



Max-Delay Constraints

- Why clk frequency cannot goes to infinity?




$$T_{clk} \geq t_{pcq} + t_{pd} + \text{setup time}$$



Max-Delay Constraints


- Why clk frequency cannot goes to infinity?




Min-Delay Constraints

- Avoid hold time violation

组合逻辑最小时延



Question



Clock->Q (P) 1ns
Setup 1ns
Hold 1ns
AND delay 1ns

What is maximum clock frequency?

$$T_{clk} \geq t_{pcq} + t_{pd} + \text{Setup}$$

$$1 \quad 3 \times 1 \quad 1$$

5ns

- A: 5 GHz
- B: 500 MHz
- C: ~~✓~~200 MHz
- D: 250 MHz
- E: 1/6 GHz