

Course Info

- Lab 6 next week, prepare before lab sessions! Keep an eye on piazza.
- Project 1.2 ddl March 31st. Project 2.1 released next week!
- This week discussion on ALU & FSM. Next week discussion on datapath.
- Mid-term I answer & score will be released before next week. If you have questions, feel free to ask on Piazza.

Course Info

- HW4 will be released, keep an eye on piazza. Submit your paper homework to the picture below (SIST 3-322). There will be a box. Put into the box. Remember to add your name. You have only one chance to submit and cannot be withdrawn.





信息科学与技术学院

School of Information Science and Technology

CS 110

Computer Architecture

Datapath & Controller

Instructors:

Siting Liu & Chundong Wang


Course website: [https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/
Spring-2023/index.html](https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2023/index.html)

School of Information Science and Technology (SIST)


ShanghaiTech University

2023/3/5

Controller as FSM



Instruction as state




Next state = instruction will be executed

Output = control signals

Cur. state = instruction being executed

PC = PC + 4
/ PC + imm





```
addi x1, x0, -1
ori  x2, x0, 128
add  x3, x1, x2
sw   x3, 0(x3)
lw   x5, 0(x3)
beq  x3, x5, -12
```


	addi	add	sw	lw	beq
reg_we	1	1	0	1	0
mem_rw	R	R	W	R	R
alu_ctrl	add	add	add	add	comp
imm_sel	I	*	S	I	B*
d_src	alu	alu	*	mem	alu*
op_src	imm	reg	imm	imm	reg
PC_mux	+4	+4	+4	+4	+4

Output = control signals

comp_re
& Branch
instruction




Another Implementation




There Are a Thousand Hamlets in a Thousand People's Eyes. — Shakespeare

Compare Logic



BrUn: control signal (input), whether it is a unsigned or signed comparison;
 BrLT: 1 if less than, otherwise 0; output signal to the decoder/controller;
 BrEq: 1 if equal, otherwise 0; output signal to the decoder/controller;

Compare Logic





BrUn: control signal (input), whether it is a unsigned or signed comparison;

BrLT: 1 if less than, otherwise 0; output signal

BrEq: 1 if equal, otherwise 0; output signal



		BrLT	BrEq
==	BEQ	0	1
≠	BNE	<u>0/1</u> *	0
<	BLT	1	0
>	BGE	0	0/1 *

Consideration for IMM Generation




符号位扩展

Consideration for IMM Generation



Up to Now





Control signals generated by
decoder/controller,
according to the instruction


	addi	add	sw	lw	beq
reg_we	1	1	0	1	0
mem_rw	R	R	W	R	R
alu_ctrl	add	add	add	add	add
imm_sel	I	*	S	I	B
d_src	alu	alu	*	mem	*
op_src	imm	reg	imm	imm	imm
pc_sel	+4	+4	+4	+4	Comp.
pc_src	reg	reg	reg	reg	pc
BrUn	*	*	*	*	w/w/o u

控制信号
写回 register

Add JALR



Add JALR



Decoder/Controller

	addi	add	sw	lw	beq	jalr
reg_we	1	1	0	1	0	
mem_rw	R	R	W	R	R	
alu_ctrl	add	add	add	add	add	
imm_sel	I	*	S	I	B	
d_src	alu	alu	*	mem	*	
op_src	imm	reg	imm	imm	imm	
pc_sel	+4	+4	+4	+4	Comp.	
pc_src						


$$PC = R[rs] + im_m$$
15

Add JAL

$$1. PC = PC + imm$$


$$2. rd = PC + 4$$

imm[11:0]			rs1	funct3	rd		opcode	I-type		
imm[11:5]		rs2		rs1	funct3	imm[4:0]		opcode	S-type	
imm[12]	imm[10:5]		rs2		rs1	funct3	imm[4:1]	imm[11]	opcode	B-type
imm[31:12]						rd		opcode	U-type	
imm[20]	imm[10:1]		imm[11]	imm[19:12]		rd		opcode	J-type	



Add JAL


1. $PC = \underline{PC + imm}$
2. $rd = PC + 4$



	addi	add	sw	lw	beq	jalr	jal
reg_we	1	1	0	1	0	1	
mem_rw	R	R	W	R	R	R	
alu_ctrl	add	add	add	add	add	add	
imm_sel	I	*	S	I	B	I	
d_src	alu	alu	*	mem	*	pc	
op_src	imm	reg	imm	imm	imm	imm	
pc_sel	+4	+4	+4	+4	Comp.	alu_re	
pc_src	reg	reg	reg	reg	pc	reg	
BrUn	*	*	*	*	w/w/o u	*	

Add U-type: LUI


imm[31:12]				rd	opcode	U-type
imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode	J-type



Add U-type: AUIPC


$PC = PC + UI$

imm[31:12]				rd	opcode	U-type
imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode	J-type




Timing Analysis

- What is the minimum clock cycle/max frequency of the CPU?



Timing Analysis


- What is the minimum clock cycle/max frequency of the CPU?



$$T \geq t_{clk-to-q} + t_{imem} + t_{dec} + \max(t_{reg}, t_{imm}) + t_{mux} + t_{alu} + t_{mux} + t_{setup}$$

Timing Analysis


- What is the minimum clock cycle/max frequency of the CPU?



$$T \geq t_{clk-to-q} + t_{imem} + t_{dec} + \max(t_{reg}, t_{imm}) + t_{mux} + t_{alu} + t_{mux} + t_{setup} + t_{dmem}$$

Timing Analysis


- What is the minimum clock cycle/max frequency of the CPU?



I-type (load): $T \geq t_{IF} + t_{ID} + t_{EXE} + t_{MEM} + t_{WB}$

Timing Analysis



- What is the minimum clock cycle/max frequency of the CPU?



B-type: $T \geq t_{IF} + t_{ID} + t_{EXE}$


Comp. logic can be considered as part of *ID*

Timing Diagram (Consider delays)




Timing Diagram (Consider delays)


Instru.	IF = 300 ps	ID = 100 ps	EX = 200 ps	MEM = 300 ps	WB = 100 ps	Total
add	X	X	X		X	700 ps
beq	X	X	X			600 ps
jal	X	X	X		X	700 ps
lw	X	X	X	X	X	1000 ps
sw	X	X	X	X		900 ps



Up to Now



Controller: Two Implementations



- Using combinational circuits

	addi	add	sw	lw	beq	jalr	jal
reg_we	1	1	0	1	0	1	1
mem_rw	R	R	W	R	R	R	R
alu_ctrl	add	add	add	add	add	add	add
imm_sel	I	*	S	I	B	I	J
d_src	alu	alu	*	mem	*	pc	pc
op_src	imm	reg	imm	imm	imm	imm	imm
pc_sel	+4	+4	+4	+4	Comp.	alu_re	alu_re
pc_src	reg	reg	reg	reg	pc	reg	pc
BrUn	*	*	*	*	w/w/o u	*	*

Combinational Control Logic

imm[31:12]				rd	011011	LUI
imm[31:12]				rd	001011	AUIPC
imm[20:10:11:19:12]				rd	110111	JAL
imm[11:0]				rd	110011	JALR
imm[12:10:5]	rs2	rs1	000	imm[4:1:11]	110001	BEQ
imm[12:10:5]	rs2	rs1	001	imm[4:1:11]	110001	BNE
imm[12:10:5]	rs2	rs1	100	imm[4:1:11]	110001	BLT
imm[12:10:5]	rs2	rs1	101	imm[4:1:11]	110001	BGE
imm[12:10:5]	rs2	rs1	110	imm[4:1:11]	110001	BLTU
imm[12:10:5]	rs2	rs1	111	imm[4:1:11]	110001	BGEU
imm[11:0]				rd	000001	LB
imm[11:0]				rd	000001	LH
imm[11:0]				rd	000001	LW
imm[11:0]				rd	000001	LBU
imm[11:0]				rd	000001	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	010001	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	010001	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	010001	SW
imm[11:0]				rd	001001	ADDI
imm[11:0]				rd	001001	SLTI
imm[11:0]				rd	001001	SLTIU
imm[11:0]				rd	001001	XORI
imm[11:0]				rd	001001	ORI
imm[11:0]				rd	001001	ANDI

i[30]	i[14:12]	i[6:2]	
000000	shamt	rs1	001
000000	shamt	rs1	101
010000	shamt	rs1	101
000000	rs2	rs1	000
010000	rs2	rs1	000
000000	rs2	rs1	001
000000	rs2	rs1	010
000000	rs2	rs1	011
000000	rs2	rs1	100
000000	rs2	rs1	101
000000	rs2	rs1	110
000000	rs2	rs1	111

0000	pred	succ	00000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
000000000000			00000	000	00000	1110011
000000000001			00000	000	00000	1110011
CST			rs1	001	rd	1110011
CST			rs1	010	rd	1110011
CST			rs1	011	rd	1110011
CST			zimm	101	rd	1110011
CST			zimm	110	rd	1110011
CST			zimm	111	rd	1110011

Not in CS110

- Simplest example: BrUn

				inst[14:12]	inst[6:2] = Branch	
imm[12:10:5]	rs2	rs1	000	imm[4:1:11]	1100011	BEQ
imm[12:10:5]	rs2	rs1	001	imm[4:1:11]	1100011	BNE
imm[12:10:5]	rs2	rs1	100	imm[4:1:11]	1100011	BLT
imm[12:10:5]	rs2	rs1	101	imm[4:1:11]	1100011	BGE
imm[12:10:5]	rs2	rs1	110	imm[4:1:11]	1100011	BLTU
imm[12:10:5]	rs2	rs1	111	imm[4:1:11]	1100011	BGEU

- How to decode/control whether BrUn is 1? BrUn = Inst [13] & Branch instruction

- Branch?

1100011


Using Types of Instructions

	addi	add	sw	lw	beq	jalr	jal
reg_we	1	1	0	1	0	1	1
mem_rw	R	R	W	R	R	R	R
alu_ctrl	add	add	add	add	add	add	add
imm_sel	I	*	S	I	B	I	J
d_src	alu	alu	*	mem	*	pc	pc
op_src	imm	reg	imm	imm	imm	imm	imm
pc_sel	+4	+4	+4	+4	Comp.	alu_re	alu_re
pc_src	reg	reg	reg	reg	pc	reg	pc
BrUn	*	*	*	*	w/w/o u	*	*

- Example:
 - mem_rw, 1 when “W”; 0 when “R”
 - Only “W” when S-type store

$$\text{mem_rw} = \text{SW} + \text{SH} + \text{SB}$$

Recall: S-Format Store Instructions



Assembly: `sw/sh/sb rs2, imm(rs1)`

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

$$SB = \overline{i[14]} \overline{i[13]} \overline{i[12]} \overline{i[6]} i[5] \overline{i[4]} \overline{i[3]} \overline{i[2]}$$

$$SH = \overline{i[14]} \overline{i[13]} i[12] \overline{i[6]} i[5] \overline{i[4]} \overline{i[3]} \overline{i[2]}$$

$$SW = \overline{i[14]} i[13] \overline{i[12]} \overline{i[6]} i[5] \overline{i[4]} \overline{i[3]} \overline{i[2]}$$

Combinational Control Logic (Don't-care values)

	addi	add	sw	lw	beq	jalr	jal
reg_we	1	1	0	1	0	1	1
mem_rw	R	R	W	R	R	R	R
alu_ctrl	add	add	add	add	add	add	add
imm_sel	I	*	S	I	B	I	J
d_src	alu	alu	*	mem	*	pc	pc
op_src	imm	reg	imm	imm	imm	imm	imm
pc_sel	+4	+4	+4	+4	Comp.	alu_re	alu_re
pc_src	reg	reg	reg	reg	pc	reg	pc
BrUn	*	*	*	*	w/w/o u	*	*

Combinational Control Logic (Don't-care values)

- imm_sel as an example

0000000	rs2	rs1	000	rd	0110011	ADD
imm		rs1	000	rd	0010011	ADDI
imm		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[20 10:1 11 19:12]				rd	1101111	JAL
imm		rs1	000	rd	1100111	JALR

- Assume (should be 3-bit, because we still have U-type imm.)

	addi	add	sw	lw	beq	jalr	jal
imm_sel	I	*	S	I	B	I	J
	00	—	01	00	10	00	11

Combinational Control Logic (Don't-care values)

- imm_sel as an example

<i>func3</i> 000	<i>opcode[6:2]</i> 01100
000	00100
010	00000
010	01000
000	11000
*	11011
000	11001

ADD

ADDI

LW

SW

BEQ

JAL

JALR

imm_sel

* →

00

00

01

10

11

00

Can be
00, 01,
10, 11

Funct3 (instru[14:12]) instru[6:2]

$$\text{imm_sel}[1] = i[6] i[5] \overline{i[4]} i[3] i[2] + i[6] i[5] \overline{i[4]} \overline{i[3]} \overline{i[2]} i[14] i[13] i[12] \\ + \overline{i[6]} i[5] i[4] \overline{i[3]} \overline{i[2]} i[14] i[13] i[12]$$

ROM-based Implementation


imm[31:12]				rd	011011	LUI				
imm[31:12]				rd	001011	AUIPC				
imm[20:10:11:19:12]				rd	110111	JAL				
imm[11:0]				rd	110011	JALR				
imm[12:10:5]	rs2	rs1	000	imm[4:1:11]	110001	BEQ				
imm[12:10:5]	rs2	rs1	001	imm[4:1:11]	110001	BNE				
imm[12:10:5]	rs2	rs1	100	imm[4:1:11]	110001	BLT				
imm[12:10:5]	rs2	rs1	101	imm[4:1:11]	110001	BGE				
imm[12:10:5]	rs2	rs1	110	imm[4:1:11]	110001	BLTU				
imm[12:10:5]	rs2	rs1	111	imm[4:1:11]	110001	BGEU				
imm[11:0]				rd	000001	LB				
imm[11:0]				rd	000001	LH				
imm[11:0]				rd	000001	LW				
imm[11:0]				rd	000001	LBU				
imm[11:0]				rd	000001	LHU				
imm[11:5]	rs2	rs1	000	imm[4:0]	010001	SB				
imm[11:5]	rs2	rs1	001	imm[4:0]	010001	SH				
imm[11:5]	rs2	rs1	010	imm[4:0]	010001	SW				
imm[11:0]				rd	001001	ADDI				
imm[11:0]				rd	001001	SLTI				
imm[11:0]				rd	001001	SLTIU				
imm[11:0]				rd	001001	XORI				
imm[11:0]				rd	001001	ORI				
imm[11:0]				rd	001001	ANDI				
shamt				rs1	001	rd	001001	SLLI		
shamt				rs1	101	rd	001001	SRLI		
shamt				rs1	101	rd	001001	SRAI		
rs2				rs1	000	rd	011001	ADD		
rs2				rs1	000	rd	011001	SUB		
rs2				rs1	001	rd	011001	SLL		
rs2				rs1	010	rd	011001	SLT		
rs2				rs1	011	rd	011001	SLTU		
rs2				rs1	100	rd	011001	XOR		
rs2				rs1	101	rd	011001	SRL		
rs2				rs1	101	rd	011001	SRA		
rs2				rs1	110	rd	011001	OR		
rs2				rs1	111	rd	011001	AND		
pred				succ	00000	000	00000	000111	FENCE	
0000				0000	0000	00000	001	00000	000111	FENCE.I
000000000000				00000	000	00000	111001	ECALL		
000000000001				00000	000	00000	111001	EBREAK		
csr				rs1	001	rd	111001	CSR.W		
csr				rs1	010	rd	111001	CSR.RS		
csr				rs1	011	rd	111001	CSR.RC		
csr				zimm	101	rd	111001	CSR.WI		
csr				zimm	110	rd	111001	CSR.RSI		
csr				zimm	111	rd	111001	CSR.RCI		

Not in CS110


Not in CS110

- Read-only memory (ROM)
 - Similar to RAM, given address, the contents are accessed
 - Use 11 bits as address
 - Can be reprogrammed by replacing the stored value (add instructions)

Control Block Design



ROM Controller Implementation



Extra Consideration for Expansion

		5	3	5	7	
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
7	5					

Assembly: `sw/sh/sb rs2, imm(rs1)`

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

$$SB = \overline{i[14]} \overline{i[13]} \overline{i[12]} \overline{i[6]} i[5] \overline{i[4]} \overline{i[3]} \overline{i[2]} i[1] i[0]$$

$$SH = \overline{i[14]} \overline{i[13]} i[12] \overline{i[6]} i[5] \overline{i[4]} \overline{i[3]} \overline{i[2]} i[1] i[0]$$

$$SW = \overline{i[14]} i[13] \overline{i[12]} \overline{i[6]} i[5] \overline{i[4]} \overline{i[3]} \overline{i[2]} i[1] i[0]$$

RV32I

Finally

```
temp = v[k];  
v[k] = v[k+1];  
v[k+1] = temp;
```

Anything can be represented
as a *number*,
i.e., data or instructions

Hello CA!

```
0000 1001 1100 0110 1010 1111 0101 1000  
1010 1111 0101 1000 0000 1001 1100 0110  
1100 0110 1010 1111 0101 1000 0000 1001  
0101 1000 0000 1001 1100 0110 1010 1111
```

ISA

High Level Language
Program (e.g., C)

Compiler

Assembly Language
Program (e.g., RISC-V)

Assembler


Machine Language
Program (RISC-V)

*Machine
Interpretation*

Hardware Architecture Description
(e.g., block diagrams)

*Architecture
Implementation*

**Single-core simple
CPU w/o any
optimization**




Summary

- We have built a processor!
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
 - Critical path changes
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - Implemented as ROM or logic

Bottleneck

Instru.	IF = 300 ps	ID = 100 ps	EX = 200 ps	MEM = 300 ps	WB = 100 ps	Total
add	X	X	X		X	700 ps
beq	X	X	X			600 ps
jal	X	X	X		X	700 ps
lw	X	X	X	X	X	1000 ps
sw	X	X	X	X		900 ps



Great Ideas in Computer Architecture

- Abstraction (Layers of Representation / Interpretation)
- Moore's Law
- Principle of Locality/Memory Hierarchy
- Parallelism
- Performance Measurement and Improvement
- Dependability via Redundancy

“Iron Law” of Processor Performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Time}}{\text{Cycle}}$$

CPI

$$\frac{\text{Instructions}}{\text{Program}}$$

RISC vs. CISC

- ISA-relevant
- Compiler
- What task, complexity
- Etc.

“Iron Law” of Processor Performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Time}}{\text{Cycle}}$$

$$\frac{\text{Cycles}}{\text{Instruction}}$$


- Microarchitecture implementation or circuit design
- ISA

Timing Diagram (Consider delays)

Instru.	IF = 300 ps	ID = 100 ps	EX = 200 ps	MEM = 300 ps	WB = 100 ps	Total
lw	X	X	X	X	X	1000 ps

$\frac{\text{Cycles}}{\text{Instruction}}$ (CPI)


$\frac{\text{Time}}{\text{Cycle}}$ (Critical path; technology; TPD etc.)



Timing Diagram (Consider delays)

Instru.	IF = 300 ps	ID = 100 ps	EX = 200 ps	MEM = 300 ps	WB = 100 ps	Total
lw	X	X	X	X	X	1000 ps

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Time}}{\text{Cycle}}$$



Pipeline: Improve Time/Program

- Instruction: PCR test: 1. scan QR code; 2. get the tube; 3. sample
- 5 seconds for each step:
- Single-cycle (once for all)



$$\frac{\textit{Time}}{\textit{Program}} = \frac{\textit{Instructions}}{\textit{Program}} \times \frac{\textit{Clock cycles}}{\textit{Instruction}} \times \frac{\textit{Time}}{\textit{Clock cycle}}.$$

Multi-cycle


- Instruction: PCR test: 1. scan QR code; 2. get the tube; 3. sample
- 5 seconds for each step
- Multi-cycle or multi-step



$$\frac{\textit{Time}}{\textit{Program}} = \frac{\textit{Instructions}}{\textit{Program}} \times \frac{\textit{Clock cycles}}{\textit{Instruction}} \times \frac{\textit{Time}}{\textit{Clock cycle}}.$$


Pipeline

- PCR test in pipeline




$$\frac{\textit{Time}}{\textit{Program}} = \frac{\textit{Instructions}}{\textit{Program}} \times \frac{\textit{Clock cycles}}{\textit{Instruction}} \times \frac{\textit{Time}}{\textit{Clock cycle}}.$$

Analogy in our CPU Design





$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Clock cycle}}.$$


Simplify the Model



Recall DFFs



Simplify the Model



$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Time}}{\text{Cycle}}$$