Course Info

- Lab 3 is released, get yourself prepared before going to lab sessions!
- Project 1.1 available, and will be marked in lab sessions. Deadline March 13th.
- Will have HW3 this week.
- Discussion on RISC-V related materials and assembly coding.



CS 110 Computer Architecture Intro to RISC-V III

Instructors:

Siting Liu & Chundong Wang

Course website: https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2023/index.html

School of Information Science and Technology (SIST)
ShanghaiTech University

Computer Decision Making—Branch

- Normal operation: execute instructions in sequence
- In programming languages: if/while/for-statement
- RISV-V provides conditional branch & unconditional jump

imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode	B-type
							_	

• RISC-V: if-statement instructions are

beq/bne/blt/bltu/bge/bgeu rs1, rs2, L(imm/label)

Go to statement labeled L1 if (value in rs1) =/ \neq /</ \geq (value in rs2) using singed/unsigned comparison; otherwise, go to next statement

Translate Assembly

PC reg.

```
→ addi x10, x0, 0x7

add x12, x0, x0

label_a: andi x14, x10, 1

beq x14, x0, label_b

add x12, x10, x12

label_b: addi x10, x10, -1

bne x10, x0, label a
```

```
x10 = 7
x12 = 0
label_a: x14 = x10 & 1
if (x14!=0)
{x12 = x10+x12;}
label_b: x10 = x10-1;
if (x10!=0)
{go to label_a;}
```

Call a Function

```
#include <stdio.h>
int B(int a, int b)
   Func_called:
    0x2000 //one instruction
    0x2004 //another instruction
    0x2008 ret //need jump back to main() return address
int A(int argc, const char * argv[])
    Start:
    Ox1000 //one instruction
    Ox1004 //another instruction
    Ox1008 //a third instruction
    Ox100c //PC jump to 0x2000 (call function B)
    Ox1010 //next instruction...
```

Call a Function—Jump

- JAL: Jump & Link, jump to function
- Unconditional jump (J-type)

31	30		21	20	19 1	2 11	7	6	0
imm[20]		imm[10:1]		imm[11]	imm[19:12]	r	d	$_{ m opcode}$	
1		10		1	8	ļ	5	7	

```
jal rd label
```

- 1. Jump to label (imm+PC, explained later)
- 2. Save return address (PC+4) to rd (x1/ra) by convention;

When rd is x0, it is simply unconditional jump (j) without recording PC+4, usually used in loop/if/while

```
jal x0 label == j label (pseudo instruction)
```

Jump Example

• C code

```
if (i == j) f = g + h;
else f = g - h;
```

Five variables f through j correspond to the five registers x19 through x23

Assembly

```
bne x22, x23, Else
//Go to Else if i≠j

add x19, x20, x21
//f = g + h (skipped if i≠j)

j Exit
//Jump to Exit

Else: sub x19, x20, x21
Exit: //Else branch & Exit
```

Call a Function Example

Registers

Caller function:

```
# execute some instructions
jal ra, callee_label
# execute some more instructions
```

0
ra
sp
s1
a0
a1

Callee function:

```
callee_label: #execute some instructions
# how to return?
```

Return—Jump

- JALR: Jump & Link Register
- Unconditional jump (I-type)

31	20 19	15	14	12	11 7	6	0
$\mathrm{imm}[11:0]$		rs1	func	t3	$^{\mathrm{rd}}$	opcode	
12		5	3		5	7	

jalr rd imm(rs1)

- 1. Jump to (imm+rs1), rs1 can be the return address we just saved to ra
- 2. Save return address (PC+4) to rd

JALR

- When we want to return from a function
 - Our return address is stored in a register (by JAL)
 - We don't need to save another return address

Call a Function Example

Caller function:

```
# execute some instructions
jal ra, callee_label

# execute some more instructions
```

Callee function:

```
callee_label: #execute some instructions
for ret (jalr x0, 0(ra))
```

Call a Function

Registers

```
#include <stdio.h>
int B(int a, int b)
                                                   ra
   Func called:
                                                   sp
    0x2000 //one instruction
    0x2004 //another instruction
                                                   s1
    0x2008 ret //need jump back to main()
                                                   a0
int A(int argc, const char * argv[]) {
                                                   a1
                                                   a2
    Start:
                                                   a3
    Ox1000 //one instruction
                                                   a4
    Ox1004 //another instruction
    Ox1008 //a third instruction
    Ox100c //jal ra Ox2000 (call function B)
    Ox1010 //next instruction...
                                                           12
```

Jump

```
-jal rd offset -jalr rd rs offset
```

- Jump and Link
 - Add the immediate value to the current address in the program (the "Program Counter"), go to that location
 - The offset is 20 bits, sign extended and left-shifted one (not two)
 - At the same time, store into rd the value of PC+4
 - So we know where it came from/need to return to
 - jal offset == jal x1/ra offset (pseudo-instruction x1 = ra = return address)
 - j offset == jal x0 offset (jump is a pseudo-instruction in RISC-V)
- Two uses:
 - Unconditional jumps in loops and the like
 - Calling other functions

Jump and Link Register

- The same except the destination
 - Instead of PC + immediate it is rs + immediate
 - Same immediate format as I-type: 12 bits, sign extended
- Again, if you don't want to record where you jump to...


```
jr rs == jalr x0 0(rs)jr ra == ret
```


- Two main uses
 - Returning from functions (which were called using JAL)
 - Calling pointers to function

Saving Registers

Caller function

Callee function






One option: store all registers to memory and later load back


Where Are Old Register Values Saved to Restore Them After Function Call?

- Need a place to save old values before call function, restore them when return, and delete
- Ideal is stack: last-in-first-out queue (e.g., stack of plates)
 - Push: placing data onto stack
 - Pop: removing data from stack
- Stack in memory, so need register to point to it
- sp is the stack pointer in RISC-V (x2)
- Convention is grow from high to low addresses
 - Push decrements sp, Pop increments sp
 - addi sp sp -imm; addi sp sp imm w



When to Save the Registers?

- We can save all of our registers before we call a function (before jal)
 - All registers would be saved by the caller
 - sw/sb/sh rs (register to be saved) imm(sp)
- We can save them before we actually use the registers (after jal)
 - All registers would be saved by the callee
 - sw/sb/sh rs (register to be saved) imm(sp)



Calling Convention

REGISTER NAME, USE, CALLING CONVENTION



REGISTER	NAME	USE	SAVER
×0	zero	The constant value 0	N.A.
хl	ra	Return address	Caller
ж2	sp	Stack pointer	Callee
x 3	gp	Global pointer	
x 4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
ж28-ж31	t3-t6	Temporaries	Caller

Caller saved registers:


If the caller has some temporary values in the registers that it wants to use after making a function call, it must save those values before JAL.

在memory中, 结束后闭记

Callee saved registers:

The callee saved registers should not change their values before and after the corresponding function call, i.e., callee is responsible to restore them if callee modifies them.

How to Save the Registers (Callee)?



Example

Leaf function: a function that calls no function

```
int Leaf (int g, int h, int i, int j)
{
   int f; f = (g + h) - (i + j);
   return f;
}
```

- Parameter variables g, h, i, and j in argument registers a0, a1, a2, and a3, and f returned value in a0 when returned
- Use temporary registers (t0-t6) for intermediate values

```
add t0,a0,a1 #g+h
add t1,a2,a3 #i+j
sub a0,t0,t1 #(g+h)-(i+j)
ret
```

Example

Leaf function: a function that calls no function

```
int Leaf (int g, int h, int i, int j)
  int f; f = (g + h) - (i + j);
  return f;
}
                     addi sp,sp,-8 #adjust sp to store
 Assume using saved
                     sw s0,0(sp)
  registers (s0-s11)
                     sw s1,4(sp)
```

for intermediate values

```
two intermediate
add s0,a0,a1 #(q+h)
    s1,a2,a3 #(i+j)
add
sub a0, s0, s1 \#(q+h)-(i+j)
lw s0,0(sp) #restore s0 & s1
lw s1,4(sp)
addi sp, sp, 8 #restore sp
ret
```

Example II

A function that calls another function

```
int B(int g, int h, int i, int j) {
 int f = (g + h) - (i + j);
 return f;
                                      Mem.
int A(int x) {
                             sp
                                      ra: main
 // do stuff
 int x = B(g, h, i, j);
 return (x * 2);
int main() {
 // do stuff
                           # do stuff (omitted)
A(x);
                           # save ra
 // do stuff
                           addi sp, sp, -4 sw ra, 0(sp)
```

Req. ra: main sp s0: g s1: h s2: i s3: j a0 a1 a2

a3

Example II

ra: main -

<u>U</u>

Reg.

ra: A

sp

s0: g

s1: h

s2: i

s3: j

a0: g

a1: h

a2: i

a3: j

```
int A(int x) {
  // do stuff
  int x = B(g, h, i, j);
  return (x * 2);
}

# do stuff (omitted)

# save ra
  addi sp,sp,-4
  sw ra,0(sp)

# set up arguments
```

Setup for function call (Prologue)

jump to B

ial ra.B MAB

add a0,s0,x0

add a1,s1,x0

add a2,s2,x0

add a3,s3,x0

A function that calls another function

从AEK转到B

Example II

A function that calls another function

```
int A(int x) {
    // do stuff
    int x = B(g, h, i, j);
   return (x * 2);
   }
        # do stuff (omitted)
        # save ra
        addi sp,sp,-4
        sw ra, 0(sp)
        # set up arguments
(Prologue)
        add a0,s0,x0
        add a1,s1,x0
        add a2,s2,x0
        add a3,s3,x0
        # jump to B
```

ra,B

jal

```
ra: A
                           sp
          Mem.
                          s0: g
                          s1: h
         ra: main
sp
                          s2: i
                          s3: j
                          a0: 2x
                          a1: ?
                          a2: ?
# return from B
                          a3: ?
slli a0,a0,1 <<
# tear down from return
       ra, 0(sp)
lw
addi sp,sp,4
# return to main
                      (Epilogue)
jr <u>ra</u>
```

Reg.

Calling Convention

REGISTER NAME, USE, CALLING CONVENTION



REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
хl	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x 3	gp	Global pointer	
x4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
ж28-ж31	t3-t6	Temporaries	Caller


Call a Function

- 1. Caller put parameters in a place where function can access them (a0-a7, or stack when registers not avail.), and then save caller-saved registers (temporaries, ax, ra, if necessary) to stack and addi sp
- 2. Transfer control to function (PC jump to function): JAL, ra is changed to where caller left
- 3. Acquire (local) storage resources needed for function: change sp (size decided when compiling); push calleesaved registers to stack (e.g., s0-s11)
- 4. Perform desired task of the function
- 5. Put result value in a place where calling code can access it (a0, a1), and restore callee-saved registers (s0-s11, sp)
- 6. Return control to point of origin, since a function can be called from several points in a program (jr); caller restores caller-saved registers

C Memory Management

- To simplify, assume one program runs at a time
- A program's address space contains 4 regions:
 - Stack: saved registers & local auto variables cannot fit into regs.
 - heap: space requested for dynamic data via malloc(); resizes dynamically, grows upward
 - static data: variables declared outside (1) (1) functions, does not grow or shrink. Loaded when program starts, can be modified.
 - code (a.k.a. text): loaded when program starts, does not change
 - 0x0 unwritable/unreadable (NULL pointer)

Memory Address
(32 bits assumed here)
Reserved




gp

pc

Procedure/Function Frame

- Also called activation record
- Containing procedure/function's saved registers & local variables




Before function call

During function call

After function call

Procedure/Function Frame


- Also called activation record
- Containing procedure's saved registers & local variables



During function call

Optional Frame Pointer (s0)


• Frame pointer does not change during a single procedure call



During function call

Frame Pointer

- Frame pointer is optional. Ignore for hand-written assembly.
- It is simply a saved register s0 when not used as fp
- Alternatively, reduce sp movement




Before function call

During function call

After function call

Stack for Local Variables


- For example a large array
- Require enough space and usually padding
 - In the standard RISC-V calling convention, sp is always 16-byte aligned.



During function call

Stack for Excessive Arguments

- What if we have 10 arguments? Only 8 argument registers (a0-a8).
- Use caller's procedure frame, and fp to access



During function call




CS 110 Computer Architecture RISC-V Instruction Formats

Instructors:

Siting Liu & Chundong Wang

Course website: https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2023/index.html

School of Information Science and Technology (SIST)
ShanghaiTech University



```
temp = v[k];

v[k] = v[k+1];

v[k+1] = temp;


lw xt0, 0(x2)

lw xt1, 4(x2)

sw xt1, 0(x2)

sw xt0, 4(x2)
```

0000 1001 1100 0110 1010 1111 0101 1000 1010 1111 0101 1000 0000 1001 1100 0110 1100 0110 1100 0110 1010 1001 1000 0000 1001 0101 1000 0000 1001 1100 0101 1010 1111



	imm[31:12]	rd	0110111	LUI		
	imm[31:12]	rd	0010111	AUIPC		
im	m[20 10:1 11 1:	9:12]	_	rd	1101111	JAL
imm[11:	imm[11:0]			rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:	imm[11:0]			rd	0000011	LH
imm[11:	imm[11:0]			rd	0000011	LW
imm[11:	imm[11:0]			rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	imm[11:0]			rd	0010011	ADDI
imm[11:	rs1	010	rd	0010011	SLTI	
imm[11:	rs1	011	rd	0010011	SLTIU	
imm[11:	rs1	100	rd 0010011		XORI	
imm[11:	0]	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI

0000000		shamt	rs1	001	rd	0010011
0000000)	shamt	rs1	101	rd	0010011
0100000)	shamt	rs1	101	rd	0010011
0000000)	rs2	rs1	000	rd	0110011
0100000)	rs2	rs1	000	rd	0110011
0000000)	rs2	rs1	001	rd	0110011
0000000)	rs2	rs1	010	rd	0110011
0000000)	rs2	rs1	011	rd	0110011
0000000)	rs2	rs1	100	rd	0110011
0000000)	rs2	rs1	101	rd	0110011
0100000)	rs2	rs1	101	rd	0110011
0000000)	rs2	rs1	110	rd	0110011
0000000)	rs2	rs1	111	rd	0110011
0000	pred		00000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
000	0000000	00	00000	000	00000	1110011
000	0000000	01	00000	000	00000	1110011
	csr	N I _ T	rs	\bigcirc 4	rd	1110011
	csr	Not	Γ rs	511	$\frac{\mathrm{rd}}{\mathrm{rd}}$	1110011
	csr		rs		rd	1110011
csr			zimm	101	rd	1110011
csr			zimm	110	rd	1110011
	csr		zimm	111	rd	1110011

SLLI

SRLI

SRAI

ADD

SUB

SLL

SLT

SLTU

XOR

SRL

SRA

OR

AND

FENCE

ECALL

CSRRW

CSRRS

CSRRC

CSRRWI

CSRRSI

CSRRCI

FENCE.I

EBREAK


Instruction Formats

~ High Bit ~ Low Bit

31	30 25	24 21	20	19	15	14	12	11	8	7	6	0	
fı	ınct7	rs	2	rs1		funct	3		$^{\mathrm{rd}}$		C	pcode	R-type
													_
	imm[1]	1:0]		rs1		funct	3		$^{\mathrm{rd}}$		С	pcode	I-type
imi	m[11:5]	rs	2	rs1		funct	3	i	mm[4]	1:0]	С	pcode	S-type
													_
imm[12]	imm[10:5]	rs	2	rs1		funct	3	$_{ m imm}$ [4	l:1]	imm[1]	1] c	pcode	B-type
													_
		imm[3	1:12]						$^{\mathrm{rd}}$		С	pcode	U-type
													_
imm[20]	imm[1]	0:1]	imm[11]	imr	n[1	9:12]			$^{\mathrm{rd}}$		С	pcode	J-type

- All 32-bit in length (not the case in RVC)
- Generally, fields are aligned if present (rs1, rs2, rd, funct3, funct7, opcode)
- Different number/type of operands/result


R-Format



Assembly: Operation rd, rs1, rs2

rd, rs1, rs2 unsigned numbers, represent No. of regs.

R-Format




Assembly: Operation rd, rs1, rs2

funct7/funct3/opcode fields:

所能 op wole相同

- Opcode: 0b0110011 for RV32I R-format arithmetic/logic operations
- funct7/funct3 together decide the type of operation

R-Format Example



Machine code: concatenate all fields 0000_0000_0001_0001_0001 0011 0x00100133

R-Format—All Instructions

Assembly: Operation rd, rs1, rs2

tunet 7			tuncts			
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

funct7/funct3/opcode together decide the operation

I-Format

31	30	25	24	21	20	19	1.	5	14 15	2 11	8	7	6	0	
	funct7			rs2		r	s1		funct3		rd		opco	$_{ m de}$	R-type
	7			5			5		3		5		7		
	in	nm[1]	L:0]			r	s1		funct3		$^{\mathrm{rd}}$		opco	$_{ m de}$	I-type


12

Assembly: Operation rd, rs1, imm

Register-immediate type Signed

- imm 12 bits, hold values for [-2048, 2047]
- imm sign-extended before operations (sign-extension done in hardware)
- Opcode 0b0010011 for I-type arithmetic/logic operations


I-Format Example I



0100 1101 0010 0000 0000 0001 0001 0011

0x4d200113

I-Format Example II



1011 0010 1110 0000 0000 0001 0001 0011

0xb2e00113

I-Format

	imm[11	:0]	rs1	funct3	rd	opcode] I-type
	12		5	3	5	7	
ŗ							7
	000000	shamt[4:0]	src	0	01 de	est 0010011	SLLI
	000000	shamt[4:0]	src	10	O1 de	est 0010011	SRLI
	0100000	shamt[4:0]	src	10	O1 de	est 0010011	SRAI

Register-immediate type

- imm: 12 bits, hold values for [-2048, 2047] (Not for shift operations)
- shamt not sign-extended before operations for shifts
- Opcode 0b0010011 for I-type arithmetic/logic operations
- Shift is specialized, since shift more than 31 bits is meaningless


I-Format Arithmetic & Logic

imm[11	:0]	rs1	funct3	rd	opcode	I-type				
12		5	3	5	7					
imr	n	src	000) dest	0010011	ADDI				
imr	n	src	010	dest	0010011	SLTI				
imr	n	src	011	dest	0010011	SLTIU				
imr	n	src	100	dest	0010011	XORI				
imr	n	src	110	dest	0010011	ORI				
imr	n	src	111	dest	0010011	ANDI				
						•				
000000	shamt[4:0]	src	001	l dest	0010011	SLLI				
0000000	shamt[4:0]	src	101	dest	0010011	SRLI				
0100000	shamt[4:0]	src	101	dest	0010011	SRAI				
	Same as corresponding									

R-type funct3

Correction!!!

- addi x1, x0, -1
- or x2, x2, x1
- add x3, x1, x2
- slt x4, x3, x1
- sra x5, x3, x4
- sub x0, x5, x4
- Register zero (x0) is 'hard-wired' to 0;
- By convention RISC-V has a specific no-opinstruction... The Table 4
 - You may need to replace code later: Noops can fill space, align data, and perform other options
 - Practical use in jump-and-link operations (covered later)



I-Format Load

imm[11:0]	rs1	funct3	rd	opcode] I-type
12	5	3	5	7	

Assembly: lw/lhu/lh/lb/lbu rd, (imm)rs1

- Opcode: 0b000011 for RV32I R-format load operations
- funct3:
 - First bit indicates signed(0)/unsigned(1)
 - Last 2 bits indicates w(10)/h(01)/b(00)

I-Format Load

imm[11:0]	rs1	funct3	rd	opcode] I-type
12	5	3	5	7	

Assembly: lw/lhu/lh/lb/lbu rd, imm(rs1)

imm	src	000	dest	0000011	LB
imm	src	001	dest	0000011	LH
imm	src	010	dest	0000011	LW
imm	src	100	dest	0000011	LBU
imm	src	101	dest	0000011	BHU

2's complement

I-Format Load Example

imm[11:0]	rs1	funct3	rd	opcode] I-type
12	5	3	5	7	

Assembly: lw/lhu/lh/lb/lbu rd, imm(rs1)


imm	src	000	dest	0000011	LB
imm	src	001	dest	0000011	LH
imm	src	010	dest	0000011	LW
imm	src	100	dest	0000011	LBU
imm	src	101	dest	0000011	BHU

2's complement

Assembly: lbu x18, -1(x17)

FFF 10001 100 10010 0000011

S-Format Store



Assembly: sw/sh/sb rs2, imm(rs1)

- Opcode: 0b0100011 for RV32I S-format store operations
- funct3:
 - Last 2 bits indicates $\underline{w(10)}/h(01)/b(00)$
 - First bit 0


S-Format Store Instructions

		5	3	5	7	
$\operatorname{imm}[11:5]$	rs2	rs1	funct3	imm[4:0]	opcode	S-type
7	5					


Assembly: sw/sh/sb rs2, imm(rs1)

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

S-Format Store Example







Machine code:1111_1111_0100_1010_1010_0000_1010_0011

0xFF4aa0a3

B-Format Conditional Branch

		5	3	5	7	
$\operatorname{imm}[11:5]$	rs2	rs1	funct3	$\mathrm{imm}[4:0]$	opcode	S-type
7	5					
imm[12] $imm[10:5]$	rs2	rs1	funct3	imm[4:1] imm[11]	opcode	B-type

Assembly: bne/beq/blt/bltu/beg/begu rs1, rs2, label

- Opcode: 0b1100011 for RV32I B-format branch operations
- How to represent label?

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - Loops are generally small (< 50 instructions)
 - Function calls and unconditional jumps handled with jump instructions (J-Format)
- Recall: Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

C Loop Mapped to RISC-V Assembly

```
# Assume x8 holds pointer to A
int A[20];
int sum = 0;
                                # Assign x10=sum
for (int i=0; i < 20; i++)
                                   add x9, x8, x0 # x9=&A[0]
    sum += A[i];
                                   add x10, x0, x0 # sum=0
                                   add x11, x0, x0 \# i=0
                                   addi x13, x0, 20 \# x13=20
                                Loop:
                                   bge x11, x13, Done
                                   1 \text{w} \times 12, 0 \times 9) # \times 12 = \text{A[i]}
                                   add x10, x10, x12 \# sum+=
                                   addi x9, x9, 4 \# \&A[i+1]
                                   addi x11,x11,1 # i++
                                   j Loop
                                Done:
```

PC-Relative Addressing

- PC-relative addressing: use the immediate field as a two's-complement offset to PC
 - Branches generally change the PC by a small amount
 - Can specify $\pm 2^{11}$ 'unit' addresses from the PC
- Recall
 - Each instruction is 4-byte wide (4-byte aligned)
 - Address is multiple of 4, least significant 2 bits "00"
 - Can use bits [13:2] for imm
 - Can specify $\pm 2^{13}$ 'unit' addresses from the PC
 - But, to support RVC (16-bit/2-byte instruction) extension, [12:1] for imm/offset, can specify $\pm 2^{12}$ 'unit' addresses from the PC
- Opposite to it, absolute addressing (use full address)

Disassembly of section .

000000000000000000 < ltmp0:

0: ff c3 00 d1

4: fd 7b 02 a9

8: fd 83 00 91

c: 08 00 80 52

10: e8 0f 00 b9

14: bf c3 1f b8

18: 48 9a 80 52

1c: a8 83 1f b8

B-Format Conditional Branch

7	5	5	3	5	7	
$[imm[12] \mid imm[10:5]$	rs2	rs1	funct3	imm[4:1] i	$mm[11] \mid opcode$	B-type

Assembly: bne/beq/blt/bltu/beg/begu rs1, rs2, label

- Opcode: 0b1100011 for RV32I B-format branch operations
- Label: PC-relative addressing, concatenate imm[12], imm[11], then imm[10:5] and imm[4:1] as offset (sign-extended)

B-Format Conditional Branch Example

```
funct3
                       rs2
                                               imm[4:1] | imm[11]
         imm[10:5]
  imm[12]
                                  rs1
                                   # Assume x8 holds pointer to A
          rs1 = 01011
                                   # Assign x10=sum
          rs2 = 01101
                                      add x9, x8, x0 # x9=&A[0]
                                      add x10, x0, x0 # sum=0
          opcode = 1100011
                                      add x11, x0, x0 \# i=0
                                      addi x13, x0, 20 \# x13=20
          funct3 = 101
                                   Loop:
                              PC \longrightarrow bge x11, x13, Done
          imm/offset
       = 6 instructions
                                      1w \times 12, 0(\times 9) # \times 12 = A[i]
       = (24) bytes
                                      add x10, x10, x12 \# sum +=
                                      addi x9, x9, 4 # &A[i+1]
   000000011000
                                      addi x11, x11, 1 # i++
                                      j Loop
Bit 12
```

Done: # some instruction

B-Format Conditional Branch Example

7	5		5	3		5		7	
[imm[12] imm[10:5]	rs	2	rs1	funct	$3 \mid \text{imm}[4:$:1] imi	n[11] op	cod	e B-type
rs1 =	01011	0 00	0000	01101	01011	101	1100	0	1100011
rs2 =	01101		N	Aachine	code				
opcode	e = 1100	011			0x00)d5dc	63		
funct3	3 = 101								

| 0 | 0 | 0 0 0 0 0 | 1 1 0 0 | 0 | Bit 12 | Bit 0

= 24 bytes

imm/offset

= 6 instructions

B-Format Branch Instructions

7	5	5	3	5		7	_
imm[12] $imm[10:5]$	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode	B-type


Assembly: bne/beq/blt/bltu/beg/begu rs1, rs2, imm/offset

					\				
imm[12	10:5]	rs2		rs1		000	imm[4:1 11]	1100011	BEQ
imm[12	10:5]	rs2		rs1		001	imm[4:1 11]	1100011	BNE
imm[12	10:5]	rs2		rs1		100	imm[4:1 11]	1100011	BLT
imm[12	10:5]	rs2		rs1		101	imm[4:1 11]	1100011	BGE
imm[12	10:5]	rs2		rs1		110	imm[4:1 11]	1100011	BLTU
imm[12	10:5]	rs2	\	rs1		111	imm[4:1 11]	1100011	BGEU

Further on Conditional Branch

- To support RVC (16-bit/2-byte instruction) extension, [12:1] for imm/offset, can specify $\pm 2^{12}$ 'unit' addresses from the PC
- Equivalent to $\pm 2^{10}$ 32-bit instructions
- What if jump to farther away?

J-Format Jump Instruction



Assembly: jal rd, label

- Recall jal does 2 things:
 - Store PC+4 to rd as return address



- Jump to label = PC + offset(imm)
- Label translated by assembler to a 20-bit offset (encoded similar to Branch offset)
- Can access $\pm 2^{20}$ 'unit' addresses from the PC
- $\pm 2^{18} \, 32$ -bit instructions

unit +4 -> bit

I-Format Jump Instruction

imm[11:0]	rs1	funct3	rd	opcode] I-type
12	5	3	5	7	_


Assembly: jalr rd, rs1, imm

- Recall jaldoes 2 things:
 - Store PC+4 to rd as return address
 - Jump to label = rs + offset(imm)
- imm can hold values between [-2048, 2047]
- Unlike JAL, include the last 0 using I-format

Corner Cases

20 5 7 imm[31:12] rdopcode | U-type

li x5, 0xABCDEFEF




addi x5, x5, 0xFEF


True or False

• If we move all of code, the branch immediate field does not change.

True

Because it utilizes PC-relative addressing/offset





U-Format (Something New)

20	5	7
imm[31:12]	rd	opcode U-type
[imm[20]] imm[10:1] imm[11] [imm[19:12]	rd	opcode J-type

Load upper immediate: lui rd, imm;

$$rd = imm < << 12$$

- Can be used to create long immediate to registers along with addi
 - Previously, it was 12-bit, e.g., addi x1, x0, 2047

Registers

load immediate
li x5, 0xABCDE123 Aps

A pseudo-instruction

U-Format (Something New)

			20		5	7	
		imr	n[31:12]		rd	opcode] U-type
imr	n[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode	J-type

Add upper immediate PC: auipc rd, imm

• rd = PC + (imm. << 12)

auipc x5, 0xABCDE

0xABCDE000 + PC

x5

- lui opcode: 0b0110111
- auipc opcode: 0b0010111

LUI and AUIPC

• Call function with 32-bit absolute address

```
lui x5, <hi20bits>
jalr ra, x5, <lo12bits>
```

- Jump PC-relative with 32-bit offset
 auipc x5, <hi20bits>
 jalr ra, x5, <lo12bits>
- Obtain PC value
 auipc x5, 0

• Store/load with PC-relative 32-bit offset/32-bit absolute address auipc x5, <hi20bits>/lui x5, <hi20bits> sw/lw rd, (<lo12bits>)x5

Instruction Decoding

- Given an instruction, how to interpret
- Reverse the procedure translating an instruction to machine code
 - Look up opcode/funct3/funct7 to identify type & operation
 - Find out rs1/rs2/rd/imm value, whichever presents
- This is done by hardware in CPU

31 30 2	5 24	21	20	19	15	14	12 11	8	7	6	0	
funct7		rs2		rs1		funct3		$_{ m rd}$		opce	ode	R-type
$_{ m imm}[$	L1:0]			rs1		funct3		$^{\mathrm{rd}}$		opc	ode	I-type
imm[11:5]		rs2		rs1		funct3		$\mathrm{imm}[$	4:0]	opc	ode	S-type
	_											
$imm[12] \mid imm[10:5]$		rs2		rs1		funct3	in	m[4:1]	imm[11	l] opc	ode	B-type
	$_{ m imm}$	[31:12]	2]					$^{\mathrm{rd}}$		opc	ode	U-type
[imm[20]] $[imm[$	L0:1]	im	m[11]	imn	n[19	:12]		rd		opc	ode	J-type

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imm	120 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0		rs1	111	rd	0010011	ANDI

0000000		shamt	rs1	001	rd	0010011
0000000		shamt	rs1	101	rd	0010011
0100000	0100000 shamt		rs1	101	rd	0010011
0000000)	rs2	rs1	000	rd	0110011
0100000)	rs2	rs1	000	rd	0110011
0000000)	rs2	rs1	001	rd	0110011
0000000	0000000 rs2		rs1	010	rd	0110011
0000000	0000000 rs2		rs1	011	rd	0110011
0000000	0000000		rs1	100	rd	0110011
0000000	0000000		rs1	101	rd	0110011
0100000)	rs2	rs1	101	rd	0110011
0000000)	rs2	rs1	110	rd	0110011
0000000)	rs2	rs1	111	rd	0110011
0000	pred	succ	00000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
000	0000000	000	00000	000	00000	1110011
000	0000000	001	00000	000	00000	1110011
	csr	N I _ T	rs	011	rd	1110011
	csr	Not	Γ rs	511	rd	1110011
	csr		rs		rd	1110011
	csr		zimm	101	rd	1110011
	csr			110	rd	1110011
	csr		zimm	111	rd	1110011

SLLI

SRLI

SRAI

ADD

SUB

SLL

SLT

SLTU

XOR

SRL

SRA

OR

AND

FENCE

ECALL

CSRRW

CSRRS

CSRRC

CSRRWI

CSRRSI

CSRRCI

FENCE.I

EBREAK