

Course Info

- No Lab next week, prepare your mid-term exam!
- Project 1.2 deadline March 31th. Start early!!!
- HW3 ddl March 18th! HW4 will be released next week, keep an eye on piazza.
- Next week discussion on ALU & FSM.
- Update on slip-day policy: automatic slip-day deduction if submission after ddl. No need to email TA/instructor. If you want to test your code after ddl, contact TAs directly.
- Mid-term next Tuesday 8:00 am-10:00 am, we will use teaching center Room 301/404/405. Arrive 7:45 am to check-in and find your seat. Bring your student ID card!



信息科学与技术学院

School of Information Science and Technology

CS 110

Computer Architecture

Datapath & Controller

Instructors:

Siting Liu & Chundong Wang


Course website: [https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/
Spring-2023/index.html](https://toast-lab.sist.shanghaitech.edu.cn/courses/CS110@ShanghaiTech/Spring-2023/index.html)

School of Information Science and Technology (SIST)

ShanghaiTech University

2023/3/5


Components of a Computer



Full Register File


写使能

write enable





Usually another write enable signal

Full Register File—a Symbol




Full Register File—a Symbol








Datapath Construction




Datapath Construction





Datapath Construction





Datapath Construction




Datapath Construction




Datapath Construction





Datapath Construction





- Other memory considerations
 - Assume separate instruction/data memory
 - Synchronous write & asynchronous read so that all the state elements update at posedge
 - Registers behave similarly





Datapath Construction



Datapath Construction





I-type Arithmetic & Logic






Decoder interprets the instruction and provides operands, control signals, etc. to the datapath

Arithmetic & Logic





Decoder interprets the instruction and provides operands, control signals, etc. to the datapath



Arithmetic & Logic





Immediate Generation




Immediate Generation






Arithmetic & Logic






Instructions fetch → Decode/read regs. → Execute






I-type Load




I-type Load




I-type Load







I-type Load







I-type Load




S-type Store




S-type Store




S-type Store




S-type Store




S-type Store



S-type Store





S-type Store





Take a Break!



write back



	IF	ID	EX	MEM	WB
R-type	✓	✓	✓	✗	✓
I-type arith. & logic	✓	✓	✓	✗	✓
I-type load	✓	✓	✓	✓	✓
S-type store	✓	✓	✓	✓	✗





时钟来怕后更新













延时



Controller as FSM




Instruction as state



Next state =

Output = control signals

Controller as FSM




```
addi x1, x0, -1
ori  x2, x0, 128
add  x3, x1, x2
sw   x3, 0(x3)
lw   x5, 0(x3)
```

	addi				
reg_we	I				
mem_rw	R				
alu_ctrl	add				
imm_sel	I				
d_src	alu				
op_src	imm				

Next state =

Output = control signals

Controller as FSM



```


addi x1, x0, -1
ori  x2, x0, 128
add  x3, x1, x2
sw   x3, 0(x3)
lw   x5, 0(x3)
    
```

Next state =

Output = control signals

	addi	add			
reg_we	1				
mem_rw	R				
alu_ctrl	add				
imm_sel	I				
d_src	alu				
op_src	imm				

Controller as FSM



```


addi x1, x0, -1
ori  x2, x0, 128
add  x3, x1, x2
sw   x3, 0(x3)
lw   x5, 0(x3)
    
```

	addi	add	sw	
reg_we	1	1		
mem_rw	R	R		
alu_ctrl	add	add		
imm_sel	I	I ✖		
d_src	alu	alu		
op_src	imm	reg		

Next state =

Output = control signals

Controller as FSM




	addi	add	sw	lw
reg_we	1	1	0	
mem_rw	R	R	W	
alu_ctrl	add	add	add	
imm_sel	I	I*	S	
d_src	alu	alu	*	
op_src	imm	reg	imm	

Next state =

Output = control signals

Controller as FSM



	addi	add	sw	lw
reg_we	1	1	0	1
mem_rw	R	R	W	R
alu_ctrl	add	add	add	add
imm_sel	I	I	S	I
d_src	alu	alu	*	mem
op_src	imm	reg	imm	imm



Next state =

Output = control signals



Continue with Datapath

— Decision Making Instructions



B-type Branch



B-type Branch





B-type Branch






B-type Branch

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	
funct7				rs2			rs1		funct3		rd			opcode	R-type
imm[11:0]						rs1		funct3		rd			opcode	I-type	
imm[11:5]				rs2			rs1		funct3		imm[4:0]			opcode	S-type
imm[12]	imm[10:5]			rs2			rs1		funct3		imm[4:1]	imm[11]	opcode	B-type	

- Implementation of comparison $a > b \Leftrightarrow a - b > 0$
 - Comparison \Leftrightarrow subtraction, can reuse the hardware of add/sub to generate comparison result








```

addi x1, x0, -1
ori  x2, x0, 128
add  x3, x1, x2
sw   x3, 0(x3)
lw   x5, 0(x3)
beq  x3, x5, -12

```

	addi	add	sw	lw	beq
reg_we	1	1	0	1	
mem_rw	R	R	W	R	
alu_ctrl	add	add	add	add	
imm_sel	I	I*	S	I	
d_src	alu	alu	*	mem	
op_src	imm	reg	imm	imm	
PC_mux					

Output = control signals



```

addi x1, x0, -1
ori  x2, x0, 128
add  x3, x1, x2
sw   x3, 0(x3)
lw   x5, 0(x3)
beq  x3, x5, -12


```

	addi	add	sw	lw	beq
reg_we	1	1	0	1	0
mem_rw	R	R	W	R	R
alu_ctrl	add	add	add	add	comp
imm_sel	I	I*	S	I	B
d_src	alu	alu	*	mem	alu
op_src	imm	reg	imm	imm	reg
PC_mux	+4	+4	+4	+4	+4

Output = control signals


comp_re
& Branch
instruction

Another Implementation





There Are a Thousand Hamlets in a Thousand People's Eyes. — Shakespeare

Compare-Logic



There Are a Thousand Hamlets in a Thousand People's Eyes. — Shakespeare

Consideration for IMM Generation



Consideration for IMM Generation

