


SI100B  
Introduction to Information  
Science and Technology  
(Electrical Engineering)

Lecture #5 Digital Building  
Blocks & Computer Organization

Instructor: Junrui Liang (梁俊睿)

Oct. 22<sup>th</sup>, 2020

# The Theme Story



(Pictures are from the Internet)

# Study Purpose of Lecture #5


- 哲学 (bao'an) 三问
  - Who are you?
  - Where are you from?
  - Where are you going?

To answer those questions  
throughout your life



(Pictures are from the Internet)

- In this lecture, we ask
  - What are the fundamental digital building blocks 数字组成模块?
  - How we can build a computer by using those building blocks?
  - How does a computer run under software instructions 软件指令?




# Lecture Outline

- Encoder and decoder 编码器与解码器
- Arithmetic circuits 算术电路
  - Adder 加法器
  - Subtractor 减法器
  - Comparator 比较器
  - Arithmetic Logic Unit (ALU) 算术逻辑单元
  - Multiplier 乘法器
- Memory arrays 存储器阵列
- Computer architecture 计算机体系结构
- Instruction cycle 指令周期
- Assembly language 汇编语言



# Early computer built with digital IC modules

- Apple I computer



(Pictures are from the Internet)




## 7400-series integrated circuits

- The 7400 series of integrated circuits (ICs) were one of the most popular logic families of transistor-transistor logic (TTL) logic chips.

7400系列是历史上使用最为广泛的一系列[晶体管 - 晶体管逻辑](#)

(transistor-transistor logic, TTL)  
) [集成电路](#)。它最初由[德州仪器](#)公司制造，在1960年代和1970年代被用于构架小型和主板计算机。

- [List of 7400-series integrated circuits - Wikipedia](#)



# How do we communicate with computers?




Normal people's language  
(**decimal** 十进制)

Programmers' language  
(**hexadecimal** 十六进制)

Machines' language  
(**binary** 二进制)

Normal people's understanding


0 8  
1 9  
2 10  
3 11  
4 12  
5 13  
6 14  
7 15



0x0 0x8  
0x1 0x9  
0x2 0xA  
0x3 0xB  
0x4 0xC  
0x5 0xD  
0x6 0xE  
0x7 0xF




0000 1000  
0001 1001  
0010 1010  
0011 1011  
0100 1100  
0101 1101  
0110 1110  
0111 1111



the simplest  
seven-segment  
display

(Pictures are from the Internet)

# Seven segment decoder



(Pictures are from the Internet)



# BCD to seven-segment decoder




- Truth table

| DESDMAL | D | C | B | A | a | b | c | d | e | f | g | 7-LED |
|---------|---|---|---|---|---|---|---|---|---|---|---|-------|
| 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0     |
| 1       | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1     |
| 2       | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 2     |
| 3       | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 3     |
| 4       | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 4     |
| 5       | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 5     |
| 6       | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 6     |
| 7       | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 7     |
| 8       | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8     |
| 9       | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 9     |
| 10      | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 10    |
| 11      | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 11    |
| 12      | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 12    |
| 13      | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 13    |
| 14      | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 14    |
| 15      | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 15    |

Example:

$$c = CD + \overline{A}B\overline{C}$$
$$= \overline{C}D \overline{A}B\overline{C}$$

- 74LS48 (IC)  
a BCD to  
7-Segment  
Decoder



## How to add binary numbers?

- Decimal addition

$$\begin{array}{r} \overset{1}{23} \\ + 28 \\ \hline 51 \end{array}$$

- Binary addition

$$\begin{array}{r} \overset{1}{10111} \\ + 11100 \\ \hline 110011 \end{array}$$

$$51_{10} = 110011_2$$


# Half adder 半加器

| Inputs |   | Outputs          |   |
|--------|---|------------------|---|
| A      | B | C <sub>out</sub> | S |
| 0      | 0 | 0                | 0 |
| 1      | 0 | 0                | 1 |
| 0      | 1 | 0                | 1 |
| 1      | 1 | 1                | 0 |


The sum:  $S = A \oplus B$

The carry (out):  $C = AB$

Logic diagram



Symbol





# Full adder 全加器

| Inputs |   |                 | Outputs          |   |
|--------|---|-----------------|------------------|---|
| A      | B | C <sub>in</sub> | C <sub>out</sub> | S |
| 0      | 0 | 0               | 0                | 0 |
| 1      | 0 | 0               | 0                | 1 |
| 0      | 1 | 0               | 0                | 1 |
| 1      | 1 | 0               | 1                | 0 |
| 0      | 0 | 1               | 0                | 1 |
| 1      | 0 | 1               | 1                | 0 |
| 0      | 1 | 1               | 1                | 0 |
| 1      | 1 | 1               | 1                | 1 |

$$S = (A \oplus B) \overline{C_{in}} + (\overline{A \oplus B}) C_{in}$$


$$= A \oplus B \oplus C_{in}$$

$$C_{out} = AB \overline{C_{in}} + A \overline{B} C_{in} + \overline{A} B C_{in} + ABC_{in}$$


$$= AB + (A + B) C_{in}$$

$$\text{or } AB + (A \oplus B) C_{in}$$

Logic diagram



Symbol



# How does a computer read negative number


- Unsigned and signed binary numbers
  - 8 bit **unsigned** number  
0 to 255, i.e., 0 ~ 0xFF
  - 8 bit **signed** number  
-128 to 127, i.e., **??** to 0x7F
- Two's complement numbers (2的补数)
  1. Invert all bits
  2. Add "1" to the last significant bit

How does the computer understands the minus sign “-”?

Example for four bits number:

$$\begin{aligned} 5_{10} &= 0101_2 \\ (-5_{10}) &= 1010_2 + 1 \\ &= 1011_2 \end{aligned}$$

补数 (complement) 是对于给定的进位制, 相加后能使自然数 a 的位数增加 1 的最小的数。



## Binary subtraction

- Decimal subtraction

$$\begin{array}{r} 15 \\ - 5 \\ \hline 10 \end{array}$$

$$\begin{array}{r} 15 \\ + (-5) \\ \hline 10 \end{array}$$

- Binary subtraction


$$\begin{array}{r} \text{1 1 1 1 1 1 1 1 (carry)} \\ 00001111 \\ + 11111011 \\ \hline 00001010 \end{array}$$

$$(10_{10} = 1010_2)$$




# Subtractor

- Symbol





$$Y = A - B = A + \bar{B} + 1$$

- Implementation
  - Based on an full adder



# Equality comparator 比较器 (仅比较相等与否)

- Symbol



# Magnitude comparator 大小比较器


- Truth table of 2-bit magnitude comparator

| x <sub>1</sub> | x <sub>0</sub> | y <sub>1</sub> | y <sub>0</sub> | x<y | x=y | x>y |
|----------------|----------------|----------------|----------------|-----|-----|-----|
| 0              | 0              | 0              | 0              | 0   | 1   | 0   |
| 0              | 0              | 0              | 1              | 1   | 0   | 0   |
| 0              | 0              | 1              | 0              | 1   | 0   | 0   |
| 0              | 0              | 1              | 1              | 1   | 0   | 0   |
| 0              | 1              | 0              | 0              | 0   | 0   | 1   |
| 0              | 1              | 0              | 1              | 0   | 1   | 0   |
| 0              | 1              | 1              | 1              | 1   | 0   | 0   |
| 1              | 0              | 0              | 0              | 0   | 0   | 1   |
| 1              | 0              | 0              | 1              | 0   | 0   | 1   |
| 1              | 0              | 1              | 0              | 0   | 1   | 0   |
| 1              | 0              | 1              | 1              | 1   | 0   | 0   |
| 1              | 1              | 0              | 0              | 0   | 0   | 1   |
| 1              | 1              | 0              | 1              | 0   | 0   | 1   |
| 1              | 1              | 1              | 0              | 0   | 0   | 1   |
| 1              | 1              | 1              | 1              | 0   | 1   | 0   |

$$S_{X>Y} = X_1X_0\bar{Y}_1 + X_0\bar{Y}_0\bar{Y}_1 + X_1\bar{Y}_1$$

$$S_{X<Y} = \bar{X}_0Y_0Y_1 + \bar{X}_1Y_0 + \bar{X}_1Y_1$$


$$S_{X=Y} = \overline{S_{X>Y} + S_{X<Y}}$$







# Arithmetic logic unit (ALU) 算术逻辑单元

- Combines a variety of **mathematical** and **logical operations** into a single unit a combinational logic circuit



| $F_{2:0}$ | Function        |
|-----------|-----------------|
| 000       | A AND B         |
| 001       | A OR B          |
| 010       | A + B           |
| 011       | not used        |
| 100       | A AND $\bar{B}$ |
| 101       | A OR $\bar{B}$  |
| 110       | A - B           |
| 111       | SLT             |

# Example: the 74181, a four-bit ALU




| Pin Names           | Description                         |
|---------------------|-------------------------------------|
| $\bar{A}0-\bar{A}3$ | Operand Inputs (Active LOW)         |
| $\bar{B}0-\bar{B}3$ | Operand Inputs (Active LOW)         |
| $S0-S3$             | Function Select Inputs              |
| $M$                 | Mode Control Input                  |
| $C_n$               | Carry Input                         |
| $\bar{F}0-\bar{F}3$ | Function Outputs (Active LOW)       |
| $A = B$             | Comparator Output                   |
| $\bar{G}$           | Carry Generate Output (Active LOW)  |
| $\bar{P}$           | Carry Propagate Output (Active LOW) |
| $C_{n+4}$           | Carry Output                        |

# Realization

- Function table

|    |    |    |    | Logic                    | Arithmetic                    |
|----|----|----|----|--------------------------|-------------------------------|
| S3 | S2 | S1 | S0 | (M = H)                  | (M = L) (C <sub>n</sub> = L)  |
| L  | L  | L  | L  | $\bar{A}$                | A minus 1                     |
| L  | L  | L  | H  | $\overline{AB}$          | AB minus 1                    |
| L  | L  | H  | L  | $\bar{A} + \bar{B}$      | $\bar{A}\bar{B}$ minus 1      |
| L  | L  | H  | H  | Logic 1                  | minus 1                       |
| L  | H  | L  | L  | $\bar{A} + \bar{B}$      | A plus (A + $\bar{B}$ )       |
| L  | H  | L  | H  | $\bar{B}$                | AB plus (A + $\bar{B}$ )      |
| L  | H  | H  | L  | $\bar{A} \oplus \bar{B}$ | A minus B minus 1             |
| L  | H  | H  | H  | $A + \bar{B}$            | A + $\bar{B}$                 |
| H  | L  | L  | L  | $\bar{A} B$              | A plus (A + B)                |
| H  | L  | L  | H  | $A \oplus B$             | A plus B                      |
| H  | L  | H  | L  | B                        | $\bar{A}\bar{B}$ plus (A + B) |
| H  | L  | H  | H  | A + B                    | A + B                         |
| H  | H  | L  | L  | Logic 0                  | A plus A (Note 1)             |
| H  | H  | L  | H  | $A\bar{B}$               | AB plus A                     |
| H  | H  | H  | L  | AB                       | $\bar{A}\bar{B}$ minus A      |
| H  | H  | H  | H  | A                        | A                             |

- Logic realization






# One bit multiplication

- Truth table

$$P = A \times B$$

| A | B | P |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Just an **AND** gate



## More bits multiplication

- Decimal

$$\begin{array}{r}
 230 \\
 \times 42 \\
 \hline
 460 \\
 + 920 \\
 \hline
 9660
 \end{array}$$

multiplicand  
 multiplier  
 partial  
 products  
 result



$$230 \times 42 = 9660$$

- Binary

$$\begin{array}{r}
 0101 \\
 \times 0111 \\
 \hline
 0101 \\
 0101 \\
 0101 \\
 + 0000 \\
 \hline
 0100011
 \end{array}$$

$$5 \times 7 = 35$$


# Multiplier implementation




# Memory array

- Two-dimensional array of memory cells
- The row is specified as *Address*
- Each row of data is called a *Word*
- The array contains  $2^N$  *M-bit* words
- *Depth* =  $2^N$
- *Width* =  $2^M$
- Types:
  - Dynamic random access memory (DRAM)
  - Static random access memory (SRAM)
  - Read only memory (ROM)
  - etc.


General symbol



Bit cell




# Example: 4 × 3 Memory Array






# Volatile memory 易失（非永久）性存储器

- Static Random Access Memory (SRAM)





- Dynamic Random Access Memory (DRAM)





# Nonvolatile memory

- Read only memory (ROM)



ROM bit cells



Programmable ROM

- Modern ROMs can programmed (written) as well. For example flash memory
- Generally, ROMs take a longer time to write then RAMs, but are nonvolatile.

# Memory comparison


- The best memory type for a particular design depends on the *speed*, *cost*, and *power constraints*.

| Memory Type                 | Transistors per Bit Cell | Latency |
|-----------------------------|--------------------------|---------|
| flip-flop                   | ~20                      | fast    |
| SRAM <i>register, cache</i> | 6                        | medium  |
| DRAM <i>main memory</i>     | 1                        | slow    |




# Computer organization

- In the last lecture, we introduced




- Buses in a computer



# Computer architecture

- Defines the operations among CPU, memory, and I/O peripherals






# Two major architectures


## Harvard Architecture vs Von Neumann Architecture

Von Neumann Architecture





- Von Neumann Architecture:
  - Used **single memory space** for program and data.
  - Limits operating bandwidth



Harvard Architecture




- Harvard Architecture:
  - Uses **two separate memory spaces** for program instructions and data
  - Improved operating bandwidth
  - Allows for **different bus widths**




# Instruction cycle




# Pipelined processor 管线式（流水线）处理器



Single  
cycle  
processor




Pipelined  
processor



# Pipelined processor




# Pipelined processor example






# How to get your computer (a larger logic circuits) work?



# Assembly Language (汇编语言)

- A low-level programming language
- First layer of human readable code
- Strong correspondence to particular computer architecture's machine code instructions
- Example: **MIPS**, a reduced instruction set computer (RISC) instruction set architecture (ISA)




## Example: doing addition with MIPS

- In C or Java

**z** = **w** + **y**;

- With MIPS

```
la $t0, w      # put address of w into $t0
lw $s0, 0($t0)   # put contents of w into $s0
la $t1, y      # put address of y into $t1
lw $s1, 0($t1)   # put contents of y into $s1
add $s2, $s0, $s1 # add w + y, put result in $s2
la $t2, z      # put address of z into $t2
sw $s2, 0($t2)   # put contents of $s2 into z
```



# MIPS instruction

- Instruction set architecture (ISA) 指令集架构

| Type | 31 ....    | format (bits) |        |                |           |           | .... 0 |
|------|------------|---------------|--------|----------------|-----------|-----------|--------|
| R    | opcode (6) | rs (5)        | rt (5) | rd (5)         | shamt (5) | funct (6) |        |
| I    | opcode (6) | rs (5)        | rt (5) | immediate (16) |           |           |        |
| J    | opcode (6) | address (26)  |        |                |           |           |        |

- **R** for registers;            **I** for immediate value;    **J** for jump

- Examples

Assembly Code

add \$t0, \$s4, \$s5

Field Values

|        |        |        |        |        |        |
|--------|--------|--------|--------|--------|--------|
| op     | rs     | rt     | rd     | shamt  | funct  |
| 0      | 20     | 21     | 8      | 0      | 32     |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

Machine Code

|        |       |       |       |       |        |
|--------|-------|-------|-------|-------|--------|
| op     | rs    | rt    | rd    | shamt | funct  |
| 000000 | 10100 | 10101 | 01000 | 00000 | 100000 |
| 0      | 2     | 9     | 5     | 4     | 0      |

(0x02954020)