


SI100B Introduction to Information Science and Technology (Electrical Engineering)

Lecture #5 Digital Building Blocks & Computer Organization

Instructor: Junrui Liang (梁俊睿)

Oct. 22th, 2020

The Theme Story



(Pictures are from the Internet)


Study Purpose of Lecture #5

- 哲学(bao'an)三问
 - Who are you?
 - Where are you from?
 - Where are you going?

To answer those questions throughout your life



- In this lecture, we ask
 - What are the fundamental digital building blocks 数字组成模块?
 - How we can build a computer by using those building blocks?
 - How does a computer run under software instructions 软件指令?




(Pictures are from the Internet)

Lecture Outline

- Encoder and decoder 编码器与解码器
- Arithmetic circuits 算术电路
 - Adder 加法器
 - Subtractor 减法器
 - Comparator 比较器
 - Arithmetic Logic Unit (ALU) 算术逻辑单元
 - Multiplier 乘法器
- Memory arrays 存储器阵列
- Computer architecture 计算机体系结构
- Instruction cycle 指令周期
- Assembly language 汇编语言

Early computer built with digital IC modules

Apple I computer





(Pictures are from the Internet)

7400-series integrated circuits


- The 7400 series of integrated circuits (ICs) were one of the most popular logic families of transistortransistor logic (TTL) logic chips.

7400系列是历史上使用最为广泛的一系列晶体管 - 晶体管逻辑

(transistor-transistor logic, TTL

)<u>集成电路</u>。它最初由<u>德州仪器</u>公司制造,在**1960**年代和**1970**年代被用于构架小型和主板计算机。

List of 7400-series integrated
 circuits - Wikipedia



How do we communicate with computers?









Normal people's language (decimal 十进制)

10

111213

14

15

3

6

Programmers' language (hexadecimal 十六进制)

0x8
0x9
0xA
0xB
0xC
0xD
0xE
0xF

Machines' language (binary 二进制)

0000	1000
0001	1001
0010	1010
0011	1011
0100	1100
0101	1101
0110	1110
0111	1111


Normal people's understanding



the simplest seven-segment display

(Pictures are from the Internet)

Seven segment decoder



(Pictures are from the Internet)

BCD to seven-segment decoder

Truth table


DESIMAL	D	C	В	Α	a	ь	С	d	e	f	g	7-LED
0	0	0	0	0	0	0	0	0	0	0	1	8
1	0	0	0	1	1	0	0	1	1	1	1	- 3
2	0	0	1	0	0	0		0	0	1	0	8
3	0	0	1	1	0	0	0	0	1	1	0	8
4	0	1	0	0	1	0	0	1	1	0	0	9
5	0	1	0	1	0	1	0	0	1	0	0	8
6	0	1	1	0	1	1	0	0	0	0	0	6
7	0	1	1	1	0	0	0	1	1	1	1	3
8	1	0	0	0	0	0	0	0	0	0	0	8
9	1	0	0	1	0	0	0	1	1	0	0	8
10	1	0	1	0	1	1		0	0	1	0	8
11	1	0	1	1	1	1	0	0	1	1	0	8
12	1	1	0	0	1	0	1	1	1	0	0	8
13	1	1	0	1	0	1	1	0	1	0	0	8
14	1	1	1	0	1	1	1	0	0	0	0	8
15	1	1	1	1	1	1	1	1	1	1	1	8


Example:

$$c = CD + \overline{A}B\overline{C}$$
$$= \overline{CD} \overline{\overline{A}B\overline{C}}$$

74LS48 (IC)
 a BCD to
 7-Segment
 Decoder







How to add binary numbers?

Decimal addition


Binary addition


$$\begin{array}{c}
1 & 1 \\
1 & 0 & 1 & 1 & 1 \\
+ & 1 & 1 & 1 & 0 & 0 \\
\hline
1 & 1 & 0 & 0 & 1 & 1
\end{array}$$

$$51_{10} = 110011_2$$

Half adder 半加器

	outs	Outp	outs	Inp
	S	C_out	В	Α
\nearrow The sum: $S = A \oplus B$	0	0	0	0
	1_	0	0	1
\longrightarrow The carry (out): $C = AB$	1 /	0	1	0
	0	1	1	1





Full adder 全加器

	nput	Outp	Outputs			
Α	В	C_{in}	C_out	S		
0	0	0	0	0		
1	0	0	0	1		
0	1	0	0	1		
1	1	0	1	0		
0	0	1	0	1		
1	0	1	1	0		
0	1	1	1	0		
1	1	1	1	1		

$$S = (A \oplus B)\overline{C}_{in} + (\overline{A \oplus B})C_{in}$$

$$= A \oplus B \oplus C_{in}$$

$$C_{out} = AB\overline{C}_{in} + A\overline{B}C_{in} + \overline{A}BC_{in} + ABC_{in}$$

$$= AB + (A + B)C_{in}$$
or $AB + (A \oplus B)C_{in}$

$$C_{out} = ABC_{in} + ABC_{in} + ABC_{in}$$

How does a computer read negative number

- Unsigned and signed binary numbers
 - 8 bit unsigned number 0 to 255, i.e., 0 ~ 0xFF
 - 8 bit signed number -128 to 127, i.e., ?? to 0x7F

How does the computer understands the minus sign "-"?

- Two's complement numbers (2的补数)
 - 1. Invert all bits
 - 2. Add "1" to the last significant bit

Example for four bits number:

$$5_{10} = 0101_2$$

 $(-5_{10}) = 1010_2 + 1$
 $= 1011_2$

Two's Complement


Binary subtraction

Decimal subtraction

Binary subtraction


Subtractor

Symbol




$$Y = A - B = A + \bar{B} + 1$$

- Implementation
 - Based on an full adder



Equality comparator 比较器(仅比较相等与否)

Symbol



Magnitude comparator 大小比较器


• Truth table of 2-bit magnitude comparator

X ₁	X ₀	y ₁	y ₀	х<у	х=у	х>у
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

$$S_{X>Y} = X_1 X_0 \bar{Y}_1 + X_0 \bar{Y}_0 \bar{Y}_1 + X_1 \bar{Y}_1$$


$$S_{X

$$S_{X=Y} = \overline{S_{X>Y} + S_{X$$$$




Arithmetic logic unit (ALU) 算术逻辑单元


 Combines a variety of mathematical and logical operations into a single unit a combinational logic circuit



$F_{2:0}$	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND \overline{B}
101	A OR B
110	A - B
111	SLT

Example: the 74181, a four-bit ALU






Pin Names	Description					
Ā0–Ā3	Operand Inputs (Active LOW)					
B0−B3	Operand Inputs (Active LOW)					
S0-S3	Function Select Inputs					
М	Mode Control Input					
C _n	Carry Input					
F0-F3	Function Outputs (Active LOW)					
A = B	Comparator Output					
G	Carry Generate Output (Active LOW)					
P	Carry Propagate Output (Active LOW)					
C _{n+4}	Carry Output					

Realization

Function table

				Logic	Arithmetic (Note 2)
S3	S2	S1	S0	(M = H)	$(\mathbf{M} = \mathbf{L}) \ (\mathbf{C_n} = \mathbf{L})$
L	L	L	L	Ā	A minus 1
L	L	L	Н	AB	AB minus 1
L	L	Н	L	$\overline{A} + \overline{B}$	AB minus 1
L	L	Н	Н	Logic 1	minus 1
L	Н	L	L	$\overline{A} + \overline{B}$	A plus $(A + \overline{B})$
L	Н	L	Н	B	AB plus $(A + \overline{B})$
L	H	Н	L	$\overline{A} \oplus \overline{B}$	A minus B minus 1
L	Н	Н	Н	$A + \overline{B}$	$A + \overline{B}$
Н	L	L	L	ĀB	A plus (A + B)
Н	L	L	Н	A⊕B	A plus B
Н	L	Н	L	В	\overline{AB} plus $(A + B)$
Н	L	Н	Н	A+B	A + B
Н	Н	L	L	Logic 0	A plus A (Note 1)
Н	Н	L	H	AB	AB plus A
Н	Н	Н	L	AB	AB minus A
Н	Н	Н	Н	A	Α


Logic realization




One bit multiplication

Truth table

$$P = A \times B$$





More bits multiplication

· Decimal


• Binary


230	multiplicand	0101
× 42	multiplier	× 0111
460	partial	0101
+ 920	products	0101
9660	p. 0 0.0.00	0101
		+ 0000
	result	0100011

$$230 \times 42 = 9660$$

$$5\times7=35$$


Multiplier implementation






Memory array

- Two-dimensional array of memory cells
- The row is specified as Address
- Each row of data is called a Word
- The array contains 2^N M-bit words
- Depth = 2^N
- Width = 2^M
- Types:
 - Dynamic random access memory (DRAM)
 - Static random access memory (SRAM)
 - Read only memory (ROM)
 - etc.




Example: 4 × 3 Memory Array




Volatile memory 易失(非永久)性存储器

Static Random Access Memory (SRAM)







Dynamic Random Access Memory (DRAM)




Nonvolatile memory

Read only memory (ROM)







Programmable ROM

- Modern ROMs can programmed (written) as well. For example flash memory
- Generally, ROMs
 take a longer time to
 write then RAMs,
 but are nonvolatile.


Memory comparison

• The best memory type for a particular design depends on the speed, cost, and power constraints.


Memory Type	Transistors per Bit Cell	Latency		
flip-flop	~20	fast	_	
SRAM re	egister, cache 6	medium		
DRAM m	main nemory 1	slow	AM DRAM	HDD
		(CPU =		SSD
		高速		低速

Computer organization

• In the last lecture, we introduced




• Buses in a computer




Computer architecture

• Defines the operations among CPU, memory, and I/O peripherals




Two major architectures


Harvard Architecture vs Von Neumann Architecture




- Von Neumann Architecture:
 - Used single memory space for program and data.
 - Limits operating bandwidth





- Harvard Architecture:
 - Uses two separate memory spaces for program instructions and data
 - Improved operating bandwidth
 - Allows for different bus widths






Instruction cycle






Pipelined processor 管线式(流水线)处理器

Single cycle processor



Pipelined processor




1500


Time (ps)

Datapaths 数据通路


Single cycle processor




Pipelined processor



Pipelined processor example




How to get your computer (a larger logic circuits) work?



Assembly Language (汇编语言)

- A low-level programming language
- First layer of human readable code
- Strong correspondence to particular computer architecture's machine code instructions
- Example: MIPS, a reduced instruction set computer (RISC) instruction set architecture (ISA)



Example: doing addition with MIPS

• In C or Java

$$z = w + y$$
;

With MIPS

```
la $t0, \mathbf{w} # put address of \mathbf{w} into $t0
lw $s0, 0($t0) # put contents of \mathbf{w} into $s0
la $t1, \mathbf{y} # put address of \mathbf{y} into $t1
lw $s1, 0($t1) # put contents of \mathbf{y} into $s1
add $s2, $s0, $s1 # add \mathbf{w} + \mathbf{y}, put result in $s2
la $t2, \mathbf{z} # put address of \mathbf{z} into $t2
sw $s2, 0($t2) # put contents of $s2 into \mathbf{z}
```

```
offset base address

Iw $s0, 0($t0)

registers
```

MIPS instruction

• Instruction set architecture (ISA) 指令集架构

Туре	31		format (l		0	
R	opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	funct (6)
I	opcode (6)	rs (5) rt (5) immediate (16)				5)
J	opcode (6)	address (26)				

- R for registers; I for immediate value; J for jump

Examples

