


CprE 381, Computer Organization and Assembly-Level Programming

Lab 2 Report

Student Name Zach Scurlock

Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the lab document for the context of the following questions.

[Part 2 (a)] Draw the interface description for the MIPS register file. Which ports do you think are necessary, and how wide (in bits) do they need to be?




[Part 2 (c)] Waveform.



[Part 2 (d)] What type of decoder would be required by the MIPS register file and why?

A 5 to 32 bit decoder would be required because there are 32 different registers to choose from.


[Part 2 (e)] Waveform.




[Part 2 (f)] In your write-up, describe and defend the design you intend on implementing for the next part.

I decided to make a new data type that serves as a 2D array. This will make it easier to implement because it will save time and use fewer lines.


[Part 2 (g)] Waveform.




[Part 2 (h)] Draw a (simplified) schematic for the MIPS register file, using the same top-level interface ports as in your solution describe above and using only the register, decoder, and mux VHDL components you have created.



Waveform.



Draw a symbol for this MIPS-like datapath.




The diagram illustrates a processor architecture with the following components and connections:

- Register File:**
 - Inputs: `read_select1` (5 bits), `read_select2` (5 bits), `write_select` (5 bits), `write_enable` (1 bit), and `write_data`.
 - Outputs: `read_data1`, `read_data2`, and `all_registers` (2d array).
- ALU:**
 - Inputs: `ALU_src` and an `immediate value 32`.
 - Outputs: `A` and `B`.
- AddSub Block:**
 - Inputs: `A`, `B`, and `NBAddSub` (1 bit).
 - Output: `output`.

The `output` of the AddSub block is connected to the `all_registers` output of the Register File.

The generic port data width determines how many bits are stored at each memory address, and address width how many bits the memory addresses are. The “addr” input is the memory address the CPU is trying to extract data from. The “data” input is for writing data to memory, “we” is the write enable bit for memory, and “q” is the data output from the memory address in addr.

[Part 4 (c)] Waveforms.



[Part 5 (a)] What are the MIPS instructions that require some value to be sign extended? What are the MIPS instructions that require some value to be zero extended?


addi, subi, load, store, slti, sltiu
andi, ori,

[Part 5 (b)] what are the different 16-bit to 32-bit “extender” components that would be required by a MIPS processor implementation?


a sign extender and a zero extender

[Part 5 (d)] Waveform.

Sign Extended



Zero Extended




[Part 6 (a)] what control signals will need to be added to the simple processor from part 2? How do these control signals correspond to the ports on the mem.vhd component analyzed in part 3?

memwrite_en: 1 when writing to memory , else 0

zeroextend: 1 when immediate value needs zero extended, 0 for sign

write_from_mem: 1 when writing to regfile from memory, 0 when ALU

[Part 6 (b)] Draw a schematic of a simplified MIPS processor consisting only of the base components used in part 2, the extender component described in part 4, and the data memory from part 3.



Waveform.

