
CprE 381, Computer Organization and Assembly-Level Programming

Lab 2 Report


Student Name Zach Scurlock

Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the lab document for the context of the following questions.

[Part 2 (a)] Draw the interface description for the MIPS register file. Which ports do you think are necessary, and how wide (in bits) do they need to be?



[Part 2 (c)] Waveform.



[Part 2 (d)] What type of decoder would be required by the MIPS register file and why?

A 5 to 32 bit decoder would be required because there are 32 different registers to choose from.


[Part 2 (e)] Waveform.

Wave - Default :====	ve - Default : ###												
4	Msgs												
→ /decoder5to32_tb/	5'h1F	00		0A	,	15		1F					
→ /decoder5to32_tb/	32'h80000000	00000001	i i i	00000400	i i	00200000		80000000					
'													


[Part 2 (f)] In your write-up, describe and defend the design you intend on implementing for the next part.

I decided to make a new data type that serves as a 2D array. This will make it easier to implement because it will save time and use fewer lines.

[Part 2 (g)] Waveform.




[Part 2 (h)] Draw a (simplified) schematic for the MIPS register file, using the same top-level interface ports as in your solution describe above and using only the register, decoder, and mux VHDL components you have created.




[Part 2 (i)] Waveform.

	Msgs														
/registerfiletb/gCL	-No Data-	50 ns													
/registerfiletb/i Cl	-No Data-														
/registerfiletb/i_Re	-No Data-														
/registerfiletb/write	-No Data-														
/registerfiletb/read	-No Data-	(00	χc	1								10	0		
/registerfiletb/read	-No Data-	(00			(1	.8									
/registerfiletb/write	-No Data-	(00	χc	1	X1	.8						10	0		
/registerfiletb/write	-No Data-	(FFFFFFFF			L XC	0000001	ĮΑ	BCDEF01				(F	FFFFFFF		
/registerfiletb/read	-No Data-	(00000000		FFFFFFF							(00000000				
/registerfiletb/read	-No Data-	(00000000				00000001				ABCDEF01	(00000000				
/registerfiletb/all_r	-No Data-	({XXXXXXXXX} {XXXXXXXXXXXXXXXXXXXXXXXXXX	(XXX) {X	{XXXXXX	XX} {XXX	[{XXXXXXX	xx} {xxxxx	XXX}{XXX	XXXXX}	{XXXXXXXXX} {X.	\ {00000000}	{000000000	{000000000	} {0000000	0)} {0
· (31)	-No Data-	XXXXXXXX									00000000				
4 (30)	-No Data-	XXXXXXXX									(00000000				
- (29)	-No Data-	XXXXXXXX									(00000000				
4 (28)	-No Data-	XXXXXXXX									(00000000				
(27)	-No Data-	XXXXXXXX									(00000000				
4 (26)	-No Data-	XXXXXXXX									(00000000				
	-No Data-	XXXXXXXX									00000000				
4 (24)	-No Data-	XXXXXXXX				00000001				ABCDEF01	(00000000				
	-No Data-	XXXXXXXX									00000000				
4 (22)	-No Data-	XXXXXXXX									00000000				
- ♦ (21)	-No Data-	XXXXXXXX									00000000				
4 (20)	-No Data-	XXXXXXXX									00000000				
+ (19)	-No Data-	XXXXXXXX									(00000000				
(18)	-No Data-	XXXXXXXX									00000000				
(17)	-No Data-	XXXXXXXX									(00000000				
4 (16)	-No Data-	XXXXXXXX									00000000				
	-No Data-	XXXXXXXX									(00000000				
(14)	-No Data-	XXXXXXXX									00000000				
- ♦ (13)	-No Data-	XXXXXXXX									(00000000				
4 (12)	-No Data-	XXXXXXXX									00000000				
- (11)	-No Data-	XXXXXXXX									(00000000				
♦ (10)	-No Data-	XXXXXXXX									(00000000				
· (9)	-No Data-	XXXXXXXX									(00000000				
(8)	-No Data-	XXXXXXXX									(00000000				
- ♦ (7)	-No Data-	XXXXXXXX									(00000000				
(6)	-No Data-	XXXXXXXX									(00000000				
+ ◆ (5)	-No Data-	XXXXXXXX									(00000000				
• (4)	-No Data-	XXXXXXXX									(00000000				
+ ◆ (3)	-No Data-	XXXXXXXX									(00000000				
(2)	-No Data-	XXXXXXXX									00000000				
• (1)	-No Data-	XXXXXXXX		FFFFFFF							(00000000				
• (0)	-No Data-	(00000000)													
/registerfiletb/cCL	-No Data-	100 ns													


[Part 3 (b)] Draw a symbol for this MIPS-like datapath.



[Part 3 (c)] Draw a schematic of the simplified MIPS processor datapath consisting only of the component described in part (a) and the register file from problem (1).



[Part 3 (d)] Include in your report waveform screenshots that demonstrate your properly functioning design. Annotate what the final register file state should be.



[Part 4 (a)] Read through the mem.vhd file, and based on your understanding of the VHDL implementation, provide a 2-3 sentence description of each of the individual ports (both generic and regular).

The generic port data width determines how many bits are stored at each memory address, and address width how many bits the memory addresses are. The "addr" input is the memory address the CPU is trying to extract data from. The "data" input is for writing data to memory, "we" is the write enable bit for memory, and "q" is the data output from the memory address in addr.

[Part 4 (c)] Waveforms.

<u>4</u> .		Msgs																
4	> /tb_dmem/gCLK	50 ns	50 ns															
4	/tb_dmem/clk_tb	0																
	/tb_dmem/addr_tb	10'h105			\mathbf{x}	X X	009	100		101		102		103		104		105
■-<	/tb_dmem/data_tb	32'h00000006	000000	ф0				FEFFEFF	F	0000000)2	FEFFE	D	0000000)4	0000000)5	0000
4	/tb_dmem/we_tb	1																
◀	/tb_dmem/q_tb	32'h00000006		XX	XX	\bot	FFFFFF6	FEFFFF	F	0000000)2	FEFFEFF	D	0000000)4	0000000	5	0000

[Part 5 (a)] What are the MIPS instructions that require some value to be sign extended? What are the MIPS instructions that require some value to be zero extended?

addi, subi, load, store, slti, sltiu


andi, ori,

[Part 5 (b)] what are the different 16-bit to 32-bit "extender" components that would be required by a MIPS processor implementation?

a sign extender and a zero extender

[Part 5 (d)] Waveform.

Sign Extended




[Part 6 (a)] what control signals will need to be added to the simple processor from part 2? How do these control signals correspond to the ports on the mem.vhd component analyzed in part 3?

memwrite en: 1 when writing to memory, else 0

zeroextend: 1 when immediate value needs zero extended, 0 for sign

write from mem: 1 when writing to regfile from memory, 0 when ALU

[Part 6 (b)] Draw a schematic of a simplified MIPS processor consisting only of the base components used in part 2, the extender component described in part 4, and the data memory from part 3.



[Part 6 (c)] Waveform.

