

数字电路实验报告：实验 07 FPGA 实验平台及 IP 核使用

姓名：曾舒立；学号：PB19000200；日期：2021/11/28。

实验目的

熟悉 FPGAOL 在线实验平台结构及使用

掌握 FPGA 开发各关键环节

学会使用 IP 核（知识产权核）

实验环境

VLAB 平台：vlab.ustc.edu.cn

FPGAOL 平台：fpgaol.ustc.edu.cn

Vivado

Logisim

实验过程

题目1

ROM中的初始化.coe文件内容为（为显示对应序号的数字对应需点亮的数码管号）：

```
1 memory_initialization_radix=2;
2 memory_initialization_vector=11111100 01100000 11011010 11110010 01100110
10110110 10111110 11100000 11111110 11110110 11101110 00111110 00011010
01111010 10011110 10001110;
```

设计文件（例化调用了ip核）：

```
1 module week7_1(input [3:0] sw,output [7:0] out);
2 dist_mem_gen_0 rom(.a (sw),.spo (out));
3 endmodule
```

管脚约束文件：


```
1 # FPGAOL LED (single-digit-SEGPLAY)
2
3 set_property -dict { PACKAGE_PIN C17 IOSTANDARD LVCMOS33 } [get_ports {
out[7] }];
4 set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } [get_ports {
out[6] }];
5 set_property -dict { PACKAGE_PIN E18 IOSTANDARD LVCMOS33 } [get_ports {
out[5] }];
6 set_property -dict { PACKAGE_PIN G17 IOSTANDARD LVCMOS33 } [get_ports {
out[4] }];
```

```

7  set_property -dict { PACKAGE_PIN D17    IOSTANDARD LVCMOS33 } [get_ports {
    out[3] }];
8  set_property -dict { PACKAGE_PIN E17    IOSTANDARD LVCMOS33 } [get_ports {
    out[2] }];
9  set_property -dict { PACKAGE_PIN F18    IOSTANDARD LVCMOS33 } [get_ports {
    out[1] }];
10 set_property -dict { PACKAGE_PIN G18    IOSTANDARD LVCMOS33 } [get_ports {
    out[0] }];
11
12
13 # FPGAOL SWITCH
14
15 set_property -dict { PACKAGE_PIN D14    IOSTANDARD LVCMOS33 } [get_ports {
    sw[0] }];
16 set_property -dict { PACKAGE_PIN F16    IOSTANDARD LVCMOS33 } [get_ports {
    sw[1] }];
17 set_property -dict { PACKAGE_PIN G16    IOSTANDARD LVCMOS33 } [get_ports {
    sw[2] }];
18 set_property -dict { PACKAGE_PIN H14    IOSTANDARD LVCMOS33 } [get_ports {
    sw[3] }];

```

FPGA interface



uart

FPGAOL uart beta 1.0
>

uart pins: cts rts rxd txd
 xdc,ucf sym: D3 E5 D4 C4
 baud rate: 115200

segplay(sharing with led) hexplay



soft clock

button

None ▾



题目2

设计文件为：

```

1  module week7_2(input clk,rst,[7:0] sw,output reg [3:0] d,reg [2:0] an);
2  wire c100hz1,c100hz2;
3  reg [19:0] count;
4  always @(posedge clk)
5  begin
6      if (rst) count<=20'b0;
7      else count <= count + 20'b1;
8  end
9  assign c100hz1 = (count == 20'b1111111111_1111111111);

```

```

10 assign c100hz2 = (count == 20'b0111111111_111111111);
11 always @(posedge clk)
12 begin
13     if (c100hz1)
14     begin
15         d<=sw[3:0];
16         an<=3'b000;
17     end
18     if (c100hz2)
19     begin
20         d<=sw[7:4];
21         an<=3'b001;
22     end
23 end
24
25 endmodule

```

管脚约束文件:

```

1  # Clock signal
2  set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports {
3  clk }];
4
5  # FPGA BUTTON
6  set_property -dict { PACKAGE_PIN B18      IOSTANDARD LVCMOS33 } [get_ports {
7  rst }];
8
9  # FPGAOL hex
10 set_property -dict { PACKAGE_PIN A14      IOSTANDARD LVCMOS33 } [get_ports {
11 d[0] }];
12 set_property -dict { PACKAGE_PIN A13      IOSTANDARD LVCMOS33 } [get_ports {
13 d[1] }];
14 set_property -dict { PACKAGE_PIN A16      IOSTANDARD LVCMOS33 } [get_ports {
15 d[2] }];
16 set_property -dict { PACKAGE_PIN A15      IOSTANDARD LVCMOS33 } [get_ports {
17 d[3] }];
18 set_property -dict { PACKAGE_PIN B17      IOSTANDARD LVCMOS33 } [get_ports {
19 an[0] }];
20 set_property -dict { PACKAGE_PIN B16      IOSTANDARD LVCMOS33 } [get_ports {
21 an[1] }];
22 set_property -dict { PACKAGE_PIN A18      IOSTANDARD LVCMOS33 } [get_ports {
23 an[2] }];
24
25 # FPGAOL SWITCH
26 set_property -dict { PACKAGE_PIN D14      IOSTANDARD LVCMOS33 } [get_ports {
27 sw[0] }];
28 set_property -dict { PACKAGE_PIN F16      IOSTANDARD LVCMOS33 } [get_ports {
29 sw[1] }];
30 set_property -dict { PACKAGE_PIN G16      IOSTANDARD LVCMOS33 } [get_ports {
31 sw[2] }];
32 set_property -dict { PACKAGE_PIN H14      IOSTANDARD LVCMOS33 } [get_ports {
33 sw[3] }];
34 set_property -dict { PACKAGE_PIN E16      IOSTANDARD LVCMOS33 } [get_ports {
35 sw[4] }];


```

```




25 set_property -dict { PACKAGE_PIN F13 IOSTANDARD LVCMOS33 } [get_ports {
    sw[5] }];
26 set_property -dict { PACKAGE_PIN G13 IOSTANDARD LVCMOS33 } [get_ports {
    sw[6] }];
27 set_property -dict { PACKAGE_PIN H16 IOSTANDARD LVCMOS33 } [get_ports {
    sw[7] }];

```

FPGA interface



segplay(sharing with led) hexplay



soft clock

button

None



实验3

设计文件代码:

```

1 module week7_3(
2     input clk,
3     input rst,
4     output reg [3:0] d,
5     output reg [2:0] an
6 );
7 reg [3:0] s0;
8 reg [3:0] s1;
9 reg [3:0] s2;
10 reg [3:0] min;
11 reg [13:0] cnt;
12 reg [26:0] real_clk;
13 wire pulse_100hz = (cnt == 14'h1);
14 wire pulse_10hz = (real_clk == 27'b000101111101011110000100000);
15
16 always@(posedge clk)
17 begin
18     real_clk <= real_clk + 17'b1;
19     cnt <= cnt + 14'b1;
20
21     if(rst)
22     begin
23         s0 <= 4;
24         s1 <= 3;
25         s2 <= 2;

```

```

26         min <= 1;
27     end
28
29     if (pulse_100hz)
30     begin
31         an[1:0] <= an[1:0]+1;
32     end
33
34     if(pulse_10hz)
35     begin
36         real_clk <= 0;
37         s0 <= s0 + 1;
38
39         if(s0 >= 9)
40         begin
41             s0 <= 0;
42             s1 <= s1+1;
43         end
44
45         if(s1 >= 9)
46         begin
47             s1 <= 0;
48             s2 <= s2+1;
49         end
50
51         if(s2 >= 5)
52         begin
53             s2 <= 0;
54             min <= min + 1;
55         end
56     end
57
58     if(pulse_100hz)
59     begin
60         if(an == 3'b000)
61             d <= s1;
62         else if(an == 3'b001)
63             d <= s2;
64         else if(an == 3'b010)
65             d <= min;
66         else if(an == 3'b011)
67             d <= s0;
68     end
69 end
70
71 endmodule

```

管脚约束文件:

```

1  ### This file is a general .xdc for the Nexys4 DDR Rev. C
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the
   top level signal names in the project
5
6  ## Clock signal

```

```


7  set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports {
   clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
8  #create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
   [get_ports { clk }];
9
10
11  ##LEDs
12
13  #set_property -dict { PACKAGE_PIN C17      IOSTANDARD LVCMOS33 } [get_ports {
   led[0] }]; #IO_L20N_T3_A19_15 Sch=ja[1]
14  #set_property -dict { PACKAGE_PIN D18      IOSTANDARD LVCMOS33 } [get_ports {
   led[1] }]; #IO_L21N_T3_DQS_A18_15 Sch=ja[2]
15  #set_property -dict { PACKAGE_PIN E18      IOSTANDARD LVCMOS33 } [get_ports {
   led[2] }]; #IO_L21P_T3_DQS_15 Sch=ja[3]
16  #set_property -dict { PACKAGE_PIN G17      IOSTANDARD LVCMOS33 } [get_ports {
   led[3] }]; #IO_L18N_T2_A23_15 Sch=ja[4]
17  #set_property -dict { PACKAGE_PIN D17      IOSTANDARD LVCMOS33 } [get_ports {
   led[4] }]; #IO_L16N_T2_A27_15 Sch=ja[7]
18  #set_property -dict { PACKAGE_PIN E17      IOSTANDARD LVCMOS33 } [get_ports {
   led[5] }]; #IO_L16P_T2_A28_15 Sch=ja[8]
19  #set_property -dict { PACKAGE_PIN F18      IOSTANDARD LVCMOS33 } [get_ports {
   led[6] }]; #IO_L22N_T3_A16_15 Sch=ja[9]
20  #set_property -dict { PACKAGE_PIN G18      IOSTANDARD LVCMOS33 } [get_ports {
   led[7] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
21
22
23  ##Switches
24
25  #set_property -dict { PACKAGE_PIN D14      IOSTANDARD LVCMOS33 } [get_ports {
   sw[0] }]; #IO_L1P_T0_AD0P_15 Sch=jb[1]
26  #set_property -dict { PACKAGE_PIN F16      IOSTANDARD LVCMOS33 } [get_ports {
   sw[1] }]; #IO_L14N_T2_SRCC_15 Sch=jb[2]
27  #set_property -dict { PACKAGE_PIN G16      IOSTANDARD LVCMOS33 } [get_ports {
   sw[2] }]; #IO_L13N_T2_MRCC_15 Sch=jb[3]
28  #set_property -dict { PACKAGE_PIN H14      IOSTANDARD LVCMOS33 } [get_ports {
   sw[3] }]; #IO_L15P_T2_DQS_15 Sch=jb[4]
29  #set_property -dict { PACKAGE_PIN E16      IOSTANDARD LVCMOS33 } [get_ports {
   sw[4] }]; #IO_L11N_T1_SRCC_15 Sch=jb[7]
30  #set_property -dict { PACKAGE_PIN F13      IOSTANDARD LVCMOS33 } [get_ports {
   sw[5] }]; #IO_L5P_T0_AD9P_15 Sch=jb[8]
31  #set_property -dict { PACKAGE_PIN G13      IOSTANDARD LVCMOS33 } [get_ports {
   sw[6] }]; #IO_0_15 Sch=jb[9]
32  #set_property -dict { PACKAGE_PIN H16      IOSTANDARD LVCMOS33 } [get_ports {
   sw[7] }]; #IO_L13P_T2_MRCC_15 Sch=jb[10]
33
34
35  ##7-Segment Display
36
37  set_property -dict { PACKAGE_PIN A14      IOSTANDARD LVCMOS33      } [get_ports
   { d[0] }]; #IO_L9N_T1_DQS_AD3N_15 Sch=xa_n[1]
38  set_property -dict { PACKAGE_PIN A13      IOSTANDARD LVCMOS33      } [get_ports
   { d[1] }]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]
39  set_property -dict { PACKAGE_PIN A16      IOSTANDARD LVCMOS33      } [get_ports
   { d[2] }]; #IO_L8N_T1_AD10N_15 Sch=xa_n[2]
40  set_property -dict { PACKAGE_PIN A15      IOSTANDARD LVCMOS33      } [get_ports
   { d[3] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
41  set_property -dict { PACKAGE_PIN B17      IOSTANDARD LVCMOS33      } [get_ports
   { an[0] }]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]

```

```

42 set_property -dict { PACKAGE_PIN B16   IOSTANDARD LVCMOS33   } [get_ports
   { an[1] }]; #IO_L7P_T1_AD2P_15 Sch=xa_p[3]
43 set_property -dict { PACKAGE_PIN A18   IOSTANDARD LVCMOS33   } [get_ports
   { an[2] }]; #IO_L10N_T1_AD11N_15 Sch=xa_n[4]
44
45
46 ##Buttons
47
48 set_property -dict { PACKAGE_PIN B18   IOSTANDARD LVCMOS33   } [get_ports
   { rst }]; #IO_L10P_T1_AD11P_15 Sch=xa_p[4]

```



总结与思考

1. 请总结本次实验的收获
学会了时钟分频与ip核的使用。
2. 请评价本次实验的难易程度
较为简单。
3. 请评价本次实验的任务量
比较合适。
4. 请为本次实验提供改进建议
暂无。