# 数字电路实验报告:实验 07 FPGA 实验平台及 IP 核使用

姓名: 曾舒立; 学号: PB19000200; 日期: 2021/11/28。

## 实验目的

熟悉 FPGAOL 在线实验平台结构及使用

掌握 FPGA 开发各关键环节

学会使用 IP 核 (知识产权核)

## 实验环境

VLAB 平台: vlab.ustc.edu.cn

FPGAOL 平台: fpgaol.ustc.edu.cn

Vivado

Logisim

## 实验过程

## 题目1


ROM中的初始化.coe文件内容为(为显示对应序号的数字对应需点亮的数码管号):

#### 设计文件 (例化调用了ip核):

```
module week7_1(input [3:0] sw,output [7:0] out);
dist_mem_gen_0 rom(.a (sw),.spo (out));
endmodule
```

#### 管脚约束文件:

```
out[3] }];
   set_property -dict { PACKAGE_PIN E17
                                      IOSTANDARD LVCMOS33 } [get_ports {
   out[2] }];
   set_property -dict { PACKAGE_PIN F18
                                      IOSTANDARD LVCMOS33 } [get_ports {
   out[1] }];
10
   set_property -dict { PACKAGE_PIN G18
                                      IOSTANDARD LVCMOS33 } [get_ports {
   out[0] }];
11
12
13
   # FPGAOL SWITCH
14
15 set_property -dict { PACKAGE_PIN D14
                                      IOSTANDARD LVCMOS33 } [get_ports {
   sw[0] }];
16 set_property -dict { PACKAGE_PIN F16
                                      IOSTANDARD LVCMOS33 } [get_ports {
   sw[1] }];
17 set_property -dict { PACKAGE_PIN G16
                                      IOSTANDARD LVCMOS33 } [get_ports {
   sw[2] }];
18 set_property -dict { PACKAGE_PIN H14
                                      IOSTANDARD LVCMOS33 } [get_ports {
   sw[3] }];
```



## 题目2


#### 设计文件为:

```
module week7_2(input clk,rst,[7:0] sw,output reg [3:0] d,reg [2:0] an);
wire cl00hz1,cl00hz2;
reg [19:0] count;
always @(posedge clk)
begin
    if (rst) count<=20'b0;
    else count <= count + 20'b1;
end
sassign cl00hz1 = (count == 20'b111111111111111);</pre>
```

```
10 | assign c100hz2 = (count == 20'b0111111111_111111111);
11
    always @(posedge clk)
12
    begin
        if (c100hz1)
13
14
        begin
15
            d \le sw[3:0];
16
            an<=3'b000;
17
        end
        if (c100hz2)
18
19
        begin
20
            d \le sw[7:4];
21
            an<=3'b001;
22
        end
23 end
24
25 endmodule
```

#### 管脚约束文件:

```
1 # Clock signal
   set_property -dict { PACKAGE_PIN E3
                                        IOSTANDARD LVCMOS33 } [get_ports {
   c1k }];
 3
4
   # FPGA BUTTON
 5
   rst }];
6
7
   # FPGAOL hex
8
9
   set_property -dict { PACKAGE_PIN A14
                                        IOSTANDARD LVCMOS33 } [get_ports {
   d[0] }];
10
   set_property -dict { PACKAGE_PIN A13
                                        IOSTANDARD LVCMOS33 } [get_ports {
   d[1] }];
   set_property -dict { PACKAGE_PIN A16
                                        IOSTANDARD LVCMOS33 } [get_ports {
11
   d[2] }];
12
   set_property -dict { PACKAGE_PIN A15
                                        IOSTANDARD LVCMOS33 } [get_ports {
   d[3] }];
   set_property -dict { PACKAGE_PIN B17
                                        IOSTANDARD LVCMOS33 } [get_ports {
   an[0] }];
   set_property -dict { PACKAGE_PIN B16
14
                                        IOSTANDARD LVCMOS33 } [get_ports {
   an[1] }];
   set_property -dict { PACKAGE_PIN A18
15
                                        IOSTANDARD LVCMOS33 } [get_ports {
    an[2] }];
16
17
18
   # FPGAOL SWITCH
19
20
   set_property -dict { PACKAGE_PIN D14
                                        IOSTANDARD LVCMOS33 } [get_ports {
   sw[0] }];
21
   set_property -dict { PACKAGE_PIN F16
                                        IOSTANDARD LVCMOS33 } [get_ports {
    sw[1] }];
22 | set_property -dict { PACKAGE_PIN G16
                                        IOSTANDARD LVCMOS33 } [get_ports {
   sw[2] }];
23 set_property -dict { PACKAGE_PIN H14
                                        IOSTANDARD LVCMOS33 } [get_ports {
    sw[3] }];
24 set_property -dict { PACKAGE_PIN E16
                                        IOSTANDARD LVCMOS33 } [get_ports {
   sw[4] }];
```



## 实验3

设计文件代码:


```
1 module week7_3(
 2
   input clk,
 3 input rst,
    output reg [3:0] d,
 5 output reg [2:0] an
 6);
 7
   reg [3:0] s0;
8
   reg [3:0] s1;
 9
    reg [3:0] s2;
10 reg [3:0] min;
11 reg [13:0] cnt;
12
   reg [26:0] real_clk;
13
    wire pulse_100hz = (cnt == 14'h1);
    wire pulse_10hz = (real_clk == 27'b000101111101011110000100000);
14
15
16
   always@(posedge clk)
17
    begin
        real_clk <= real_clk + 17'b1;</pre>
18
19
        cnt <= cnt + 14'b1;</pre>
20
21
        if(rst)
22
        begin
            s0 \ll 4;
23
24
            s1 \ll 3;
25
            s2 <= 2;
```

```
26
             min <= 1;
27
        end
28
        if (pulse_100hz)
29
30
        begin
31
             an[1:0] <= an[1:0]+1;
32
        end
33
34
        if(pulse_10hz)
35
        begin
36
             real_clk \leftarrow 0;
37
             s0 <= s0 + 1;
38
39
             if(s0 >= 9)
40
             begin
41
                s0 <= 0;
42
                 s1 <= s1+1;
43
             end
44
45
             if(s1 >= 9)
             begin
46
47
                 s1 <= 0;
48
                 s2 <= s2+1;
49
             end
50
51
             if(s2 >= 5)
52
             begin
53
                 s2 \ll 0;
54
                 min \ll min + 1;
55
             end
56
        end
57
58
        if(pulse_100hz)
59
        begin
60
             if(an == 3'b000)
61
             d \ll s1;
             else if(an == 3'b001)
62
             d \ll s2;
63
             else if(an == 3'b010)
64
65
             d <= min;</pre>
66
             else if(an == 3'b011)
67
             d \ll s0;
68
        end
69
    end
70
71
    endmodule
```

#### 管脚约束文件:

```
### This file is a general .xdc for the Nexys4 DDR Rev. C
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
## Clock signal
```

```
clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
    #create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
    [get_ports { clk }];
9
10
11
    ##LEDs
12
    #set_property -dict { PACKAGE_PIN C17
13
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[0] }]; #IO_L20N_T3_A19_15 Sch=ja[1]
    #set_property -dict { PACKAGE_PIN D18
14
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[1] }]; #IO_L21N_T3_DQS_A18_15 Sch=ja[2]
    #set_property -dict { PACKAGE_PIN E18
15
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[2] }]; #IO_L21P_T3_DQS_15 Sch=ja[3]
16
    #set_property -dict { PACKAGE_PIN G17
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[3] }]; #IO_L18N_T2_A23_15 Sch=ja[4]
    #set_property -dict { PACKAGE_PIN D17
17
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[4] }]; #IO_L16N_T2_A27_15 Sch=ja[7]
18
    #set_property -dict { PACKAGE_PIN E17
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[5] }]; #IO_L16P_T2_A28_15 Sch=ja[8]
19
    #set_property -dict { PACKAGE_PIN F18
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[6] }]; #IO_L22N_T3_A16_15 Sch=ja[9]
20
    #set_property -dict { PACKAGE_PIN G18
                                           IOSTANDARD LVCMOS33 } [get_ports {
    led[7] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
21
22
23
    ##Switches
24
                                           IOSTANDARD LVCMOS33 } [get_ports {
25
   #set_property -dict { PACKAGE_PIN D14
    sw[0]}]; #IO_L1P_T0_AD0P_15 Sch=jb[1]
26
    #set_property -dict { PACKAGE_PIN F16
                                           IOSTANDARD LVCMOS33 } [get_ports {
    sw[1]}]; #IO_L14N_T2_SRCC_15 Sch=jb[2]
    #set_property -dict { PACKAGE_PIN G16
27
                                           IOSTANDARD LVCMOS33 } [get_ports {
    sw[2]}]; #IO_L13N_T2_MRCC_15 Sch=jb[3]
28
    #set_property -dict { PACKAGE_PIN H14
                                           IOSTANDARD LVCMOS33 } [get_ports {
    sw[3]}]; #IO_L15P_T2_DQS_15 Sch=jb[4]
    #set_property -dict { PACKAGE_PIN E16
29
                                           IOSTANDARD LVCMOS33 } [get_ports {
    sw[4]}]; #IO_L11N_T1_SRCC_15 Sch=jb[7]
    #set_property -dict { PACKAGE_PIN F13
30
                                           IOSTANDARD LVCMOS33 } [get_ports {
    sw[5]}]; #IO_L5P_T0_AD9P_15 Sch=jb[8]
31
    #set_property -dict { PACKAGE_PIN G13
                                           IOSTANDARD LVCMOS33 } [get_ports {
    sw[6]}]; #IO_0_15 Sch=jb[9]
32
    #set_property -dict { PACKAGE_PIN H16
                                           IOSTANDARD LVCMOS33 } [get_ports {
    sw[7] }]; #IO_L13P_T2_MRCC_15 Sch=jb[10]
33
34
35
    ##7-Segment Display
36
37
    set_property -dict { PACKAGE_PIN A14
                                          IOSTANDARD LVCMOS33
                                                                 } [get_ports
    { d[0] }]; #IO_L9N_T1_DQS_AD3N_15 Sch=xa_n[1]
38
    set_property -dict { PACKAGE_PIN A13
                                          IOSTANDARD LVCMOS33
                                                                 } [get_ports
    { d[1] }]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]
39
    set_property -dict { PACKAGE_PIN A16
                                          IOSTANDARD LVCMOS33
                                                                 } [get_ports
    { d[2] }]; #IO_L8N_T1_AD10N_15 Sch=xa_n[2]
    set_property -dict { PACKAGE_PIN A15
                                          IOSTANDARD LVCMOS33
40
                                                                 } [get_ports
    { d[3] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
    set_property -dict { PACKAGE_PIN B17
                                          IOSTANDARD LVCMOS33
                                                                 } [get_ports
    { an[0] }]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]
```



# 总结与思考

- 1. 请总结本次实验的收获 学会了时钟分频与ip核的使用。
- 2. 请评价本次实验的难易程度较为简单。
- 3. 请评价本次实验的任务量比较合适。
- 4. 请为本次实验提供改进建议暂无。