```
-- user logic.vhd - entity/architecture pair
   *************************
******
-- ** Copyright (c) 1995-2011 Xilinx, Inc. All rights
reserved.
__ *
*
**
-- ** Xilinx, In
С.
**
-- ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION
"AS IS"
-- ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING
PROGRAMS AND
-- ** SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS
DESIGN, CODE,
-- ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS
              **
FEATURE,
-- ** APPLICATION OR STANDARD, XILINX IS MAKING NO
REPRESENTATION
-- ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF
INFRINGEMENT.
-- ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU
MAY REOUIRE
-- ** FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS
-- ** WARRANTY WHATSOEVER WITH RESPECT TO THE ADEOUACY OF
THE
-- ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY
```

```
WARRANTIES OR
                    **
-- ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM
CLAIMS OF
-- ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY
AND FITNESS
-- ** FOR A PARTICULAR
PURPOSE.
                                                    **
__ *
*
**
**************************
******
-- Filename:
                    user logic.vhd
-- Version:
                     1.00.a
-- Description: User logic.
                     Tue Nov 01 18:27:21 2016 (by Create
-- Date:
and Import Peripheral Wizard)
-- VHDL Standard: VHDL'93
-- Naming Conventions:
                                           "* n"
    active low signals:
                                           "clk",
    clock signals:
"clk div#", "clk #x"
                                           "rst", "rst n"
   reset signals:
                                           "( *"
    generics:
   user defined types:
                                           "* TYPE"
                                           "* ns"
    state machine next state:
                                           "*<sup>-</sup>cs"
    state machine current state:
                                           "* com"
    combinatorial signals:
                                           "*<sup>-</sup> d#"
    pipelined or register delay signals:
                                           "*cnt*"
   counter signals:
```

```
"* ce"
   clock enable signals:
                                          "*<sup>-</sup>i"
    internal version of output port:
                                          "*<sup>_</sup>pin"
    device pins:
    ports:
                                          "- Names begin
with Uppercase"
                                          "* PROCESS"
    processes:
    component instantiations:
                                          "<ENTITY >I <#|
FUNC>"
-- DO NOT EDIT BELOW THIS LINE ------
library ieee;
use ieee.std logic 1164.all;
--use ieee.std logic arith.all;
--use ieee.std_logic_unsigned.all;
use ieee.numeric std.all;
library proc common v3 00 a;
use proc common v3 00 a.proc common pkg.all;
-- DO NOT EDIT ABOVE THIS LINE ------
-- USER libraries added here
-- Entity section
   -- Definition of Generics:
                                -- Number of software
    C NUM REG
accessible registers
    C SLV DWIDTH
                                -- Slave interface data
bus width
-- Definition of Ports:
```

```
Bus2IP Clk
                                -- Bus to IP clock
    Bus2IP Resetn
                                -- Bus to IP reset
    Bus2IP Data
                                -- Bus to IP data bus
    Bus2IP BE
                                -- Bus to IP byte enables
                                -- Bus to IP read chip
    Bus2IP RdCE
enable
    Bus2IP WrCE
                                -- Bus to IP write chip
enable
                                -- IP to Bus data bus
    IP2Bus Data
    IP2Bus RdAck
                                -- IP to Bus read transfer
acknowledgement
    IP2Bus WrAck
                                -- IP to Bus write
transfer acknowledgement
-- IP2Bus Error
                                -- IP to Bus error
response
entity user_logic is
 generic
   -- ADD USER GENERICS BELOW THIS LINE ------
   -- USER generics added here
   -- ADD USER GENERICS ABOVE THIS LINE ------
   -- DO NOT EDIT BELOW THIS LINE ------
   -- Bus protocol parameters, do not add to or delete
   C NUM REG
                                 : integer
                                                        :=
3;
   C SLV DWIDTH
                                : integer
                                                        :=
32
   -- DO NOT EDIT ABOVE THIS LINE ------
  );
 port
   -- ADD USER PORTS BELOW THIS LINE ------
   --USER ports added here
```

```
-- ADD USER PORTS ABOVE THIS LINE ------
   IP2Bus Interrupt
                                  : out std logic;
   -- DO NOT EDIT BELOW THIS LINE -----
   -- Bus protocol ports, do not add to or delete
   Bus2IP Clk
                                  : in std_logic;
   Bus2IP Resetn
                                  : in std logic;
   Bus2IP Data
                                  : in std logic vector
(C SLV DWIDTH-1 downto 0);
   Bus2IP BE
                                  : in std logic vector
(C SLV DWIDTH/8-1 downto 0);
   Bus2IP RdCE
                                  : in std logic vector
(C NUM REG-1 downto 0);
   Bus2IP WrCE
                                  : in std logic_vector
(C NUM REG-1 downto 0):
   IP2Bus Data
                                  : out std logic vector
(C_SLV_DWIDTH-1 downto 0);
   IP2Bus RdAck
                                  : out std logic;
   IP2Bus WrAck
                                  : out std logic;
                                  : out std logic
   IP2Bus Error
   -- DO NOT EDIT ABOVE THIS LINE ------
  );
 attribute MAX FANOUT : string;
 attribute SIGIS : string;
 attribute SIGIS of Bus2IP Clk : signal is "CLK";
 attribute SIGIS of Bus2IP Resetn : signal is "RST";
end entity user logic;
-- Architecture section
architecture IMP of user logic is
```

```
--USER signal declarations added here, as needed for user
loaic
  signal count : unsigned(31 downto 0) := (others => '0');
  signal countNext : unsigned(31 downto 0) := (others =>
'0');
  signal interruptNext : std logic;
  -- Signals for user logic slave model s/w accessible
register example
  signal slv reg0
                                          : std logic vector
(C SLV DWIDTH-1 downto 0);
  signal slv reg1
                                         : std logic vector
(C SLV DWIDTH-1 downto 0);
  signal slv reg2
                                          : std logic vector
(C SLV DWIDTH-1 downto 0);
  signal slv reg write sel
                                          : std logic vector(2
downto 0):
  signal slv reg read sel
                                          : std logic vector(2
downto 0);
  signal slv ip2bus data
                                          : std logic vector
(C SLV DWIDTH-1 downto 0);
  signal slv read ack
                                          : std logic;
                                         : std logic;
  signal slv write ack
begin
    process (Bus2IP Clk, Bus2IP Resetn)
        begin
    if(Bus2IP Resetn = '0') then
            count <= unsigned(slv reg0);</pre>
            IP2Bus Interrupt <= '0';</pre>
        elsif Bus2IP Clk' event and Bus2IP Clk = '1' then
            count <= countNext;</pre>
            IP2Bus Interrupt <= interruptNext;</pre>
    end if:
    end process;
```

-- Example code to read/write user logic slave model s/w accessible registers

- -

-- Note:

- -- The example code presented here is to show you one way of reading/writing
- -- software accessible registers implemented in the user logic slave model.
- -- Each bit of the Bus2IP\_WrCE/Bus2IP\_RdCE signals is configured to correspond
- -- to one software accessible register by the top level template. For example,
- -- if you have four 32 bit software accessible registers in the user logic,
- -- you are basically operating on the following memory mapped registers:

```
-- Bus2IP_WrCE/Bus2IP_RdCE Memory Mapped Register

-- "1000" C_BASEADDR + 0x0

-- "0100" C_BASEADDR + 0x4

-- "0010" C_BASEADDR + 0x8

-- "0001" C_BASEADDR + 0xC
```

```
slv reg write sel <= Bus2IP WrCE(2 downto 0);</pre>
  slv_reg_read_sel <= Bus2IP RdCE(2 downto 0);</pre>
  slv write ack
                    <= Bus2IP WrCE(0) or Bus2IP WrCE(1) or
Bus2IP WrCE(2);
  slv read ack
                 <= Bus2IP RdCE(0) or Bus2IP RdCE(1) or</pre>
Bus2IP RdCE(2);
  -- implement slave model software accessible register(s)
  SLAVE REG WRITE PROC : process( Bus2IP Clk ) is
  begin
    if Bus2IP Clk'event and Bus2IP Clk = '1' then
      if Bus2\overline{I}P Resetn = '0' then
        slv reg0 <= (others => '0');
        slv reg1 <= (others => '0');
        slv reg2 <= (others => '0');
      else
        case slv reg write sel is
          when "100" =>
            for byte index in 0 to (C SLV DWIDTH/8)-1 loop
              if ( Bus2IP BE(byte index) = '1' ) then
                slv reg0(byte index*8+7 downto byte index*8)
<= Bus2IP Data(byte index*8+7 downto byte index*8);</pre>
              end if;
            end loop;
          when "010" =>
            for byte index in 0 to (C SLV DWIDTH/8)-1 loop
              if ( Bus2IP_BE(byte_index) = '1' ) then
                slv reg1(byte index*8+7 downto byte index*8)
<= Bus2IP Data(byte index*8+7 downto byte index*8);</pre>
              end if;
            end loop;
          when "001" =>
            for byte index in 0 to (C SLV DWIDTH/8)-1 loop
              if ( Bus2IP BE(byte index) = '1' ) then
```

```
slv reg2(byte index*8+7 downto byte index*8)
<= Bus2IP Data(byte index*8+7 downto byte index*8);</pre>
              end if:
            end loop:
          when others => null:
        end case:
      end if;
    end if;
  end process SLAVE REG WRITE PROC;
  -- implement slave model software accessible register(s)
read mux
  SLAVE REG READ PROC : process( slv reg read sel, slv reg0,
slv reg1, slv reg2 ) is
  begin
    case slv reg read sel is
      when "\overline{100}" => s\overline{v}_ip2bus_data <= slv req0;
     when "010" => slv ip2bus data <= slv reg1;
     when "001" => slv ip2bus data <= slv reg2;
     when others => slv ip2bus data <= (others => '0');
    end case:
  end process SLAVE REG READ PROC;
  -- Example code to drive IP to Bus signals
  -----
  IP2Bus Data <= slv ip2bus data when slv read ack = '1'
else
                  (others => '0'):
  IP2Bus WrAck <= slv write ack;</pre>
  IP2Bus RdAck <= slv read ack;</pre>
  IP2Bus Error <= '0';</pre>
```

end IMP;