

```
Exception Examples: Y86-64

Detect in fetch stage

jmp $-1  # Invalid jump target address


.byte 0xFF  # Invalid instruction code


halt  # Halt instruction


Detect in memory stage


irmovq $100,%rax


rmmovq %rax,0x10000(%rax) # Invalid address (for Y86-64 tools)
```











































Special Control Cases: Non-exceptions Detection IRET in { D_icode, E_icode, M_icode } Processing ret E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB } Mispredicted branch E_icode = IJXX & !e_Cnd Action (on next cycle) D E M W Processina ret stall bubble normal normal normal stall stall bubble normal Mispredicted branch normal normal






















Performance Metrics Clock rate (MHz or GHz) Function of stage partitioning and circuit design Can increase by reducing work done per stage Rate at which instructions finish CPI: cycles per instruction Clock cycles required (on average) to complete current instruction after completion of previous instruction. PIPE loses one cycle for each bubble that is inserted How frequently do bubbles occur?


















































Quiz

- Fundamental concepts in pipelining:
 - 1. Does every data dependence cause a data hazard?
 - 2. Does every control dependence cause a control hazard?
 - 3. Is every data hazard caused by a data dependence?
 - 4. Does every data hazard cause a stall?
 - 5. Does every control hazard cause a stall?
 - 6. Is every stall caused by a data hazard?
 - 7. Can hazards occur on accesses to the condition codes?
 - 8. Can hazards occur on loads and stores?
 - 9. What can designer do to avoid structural hazards?
 - 10. What can designer do to avoid control hazards?

V:103

Longer Pipes: Matching Memory Speed

- Considerable difference between CPU and memory cycle times
 - Even with a cache, tough to access memory in single cycle
 - One option: allow multiple cycles in pipeline for each memory access
- Suppose it takes two CPU cycles to access memory (cache)
 - Our five-stage pipe becomes a seven-stage pipe:

F1 F2 D E M1 M2 W

- What are consequences?
 - Is throughput reduced? (Can we still fetch a new instruction each cycle?)
 - What is penalty of a mispredicted branch?
 - Can we still use forwarding to avoid stalls on data hazards?
 - Does this affect the penalty or frequency of load stalls?

V:104


Realistic Memories

- Spending just two cycles per memory access is optimistic
 - Every memory reference is serviced by a memory hierarchy
 - Combines small/fast and large/slow memories
 - Access time of main memory ~50x that of cache
 - Desired: a large memory that is also fast, on average
 - Caches and hierarchy managed entirely by hardware
 - Copies of memory blocks placed in cache when accessed by CPU
- Consequence: time to access memory varies widely
 - Best case: cache hit, 1-3 cycles
 - Worse case: cache miss, likely 50-100+ cycles
 - Can be reduced by adding additional levels of cache
 - Realistic memory would cause loss of many more cycles in PIPE

Cache SRAM
Main
memory
DRAM

Longer Pipes: Example

- Pentium 4
 - Pipeline below is for simple integer instructions longer for FP operations
 - Results in 20+ cycle branch misprediction penalty
 - Actually slower than predecessor (Pentium III) for a given clock rate



- What factors motivate the design of such a deep pipeline?
 - What work is done in each stage?

V:10

"Fat" Pipes

- Could we fetch, decode, and execute *multiple* instructions per cycle?
 - This is fundamental idea behind superscalar CPUs
 - Example: 4-way superscalar has potential to process 4 instructions/cycle
 - Increases utilization of ALUs already present in CPU
- What major challenges would have to be addressed?
 - How many bytes of memory must be fetched for the instructions?
 - What about control dependencies within the fetch block?
 - What about data dependencies within the fetch block?
- These are hard problems to address with really fast circuitry
 - Designers now emphasize multi-core rather than superscalar
 - Intel now sells multiple moderately aggressive CPUs on a chip, rather than a single, very aggressive CPU that can run a single program very fast


BYU ECE


Branch Prediction


- Absolutely critical to keep pipeline going
 - Need predicted PC (for next cycle) by end of current cycle
 - Always guessing "taken" is not nearly good enough
 - Would mispredict ~40% of conditional branches
- How can we do better?
 - Track behavior of each branch dynamically
 - Predict based on recent behavior of that specific branch
 - Problem: only information we have (during Fetch) is address of instruction
 - What can we do in parallel with instruction fetch?


V:10


V:107











































Identifying Result Values Instructions specify operands using register ID Can hardware use register ID to uniquely identify each result value on CDB? What is max number of in-flight instructions at any time? 5 in integer F-unit (4 in RS, 1 in Execute) 7 in FP adder (4 in RS, 3 in Execute) 9 in multiplier (4 in RS, 5 in Execute) 15 in divider (4 in RS, 5 in Execute, if fully pipelined) Could we ever achieve 36 in-flight instructions simultaneously? How many references to, say, % xax in all in-flight instructions? How can we distinguish between distinct uses of the same register?









































Operation with ROB

- Mispredicted branches
 - When mispredicted branch retires, throw away all following ROB entries
 - Restart fetch at correct address
 - Restore "architectural" registers to contents of "in-order" registers
 - Exactly what they would be at this point in sequential execution
- Precise exceptions
 - If instruction with exception retires, throw away all other ROB entries
 - "In-order" register file contains context at point of exception
- In effect, we've added an in-order layer around the out-of-order core
 - Gives us best of both worlds, but with increased misprediction penalty


V:13

Memory Considerations

- Can hazards occur on memory accesses? Let's explore:
 - Loads should execute as quickly as possible
 - Later instructions will be waiting for the result
 - Can go as soon as address register is available
 - No harm if this instruction needs to be "undone" later
 - In contrast, stores modify memory: much harder to "undo"
 - Must ensure no earlier mispredicted branch or instr. with exception
 - Wait until store retires to change memory (hence in program order)
 What ensures that load won't get obsolete value from memory?
 - Could be earlier store waiting to change that location
- Solution: special load-store unit to handle this
 - Really another F-unit operating in parallel with others

V:14

Load and Store Units



- Store buffer contains (address, data) pairs
 - Entry created when write issued, retained until write retires
 - At retirement, write modifies memory; entry in store buffer removed
- Load unit must check store buffer for matching address on every access
 - If address matches, grab corresponding data (or wait until value available)
 Less obvious: if address not yet computed for any store, load must wait

- Vou are given
 - Assembler + cycle-accurate simulator for Y86-64 CPU using dynamic scheduling
 - Y86-64 augmented with two integer instructions: multq and addq
- You write pathological 20 instruction program (no jumps, calls, rets)
 - Takes as long to run as possible (use long latency instructions, long dependence chains)
 - At least one instance of each of these:

Lab 5: Dynamic Scheduling

- Pipeline stall
- RAW hazard
- WAW hazardFunctional unit conflict
- CDB conflict
- Load forced to wait
- Load gets value from store buffer
- Loads execute out-of-order

V·1

Lab 5

- Motivation
 - Understand how dynamically scheduling really works (without having to design a CPU that uses it)
 - Claim: you can't create code with the required pathologies without a reasonable understanding of how the CPU works
- Discussion
 - Must avoid any exceptions (bad memory addresses, divide by zero)
 - Can use the simulator to observe the execution of your code
 - Lab score based on
 - Points for generating at least one instance of each inefficiency
 - Points for overall cycle time must be above threshold for full credit

One Last Consideration

- We'd be done if we were using a RISC instruction set
 - Outcome of conditionals sets general purpose register to 0 or 1
 - Conditional branches and moves get condition from GP register
- As HW reorders instructions, dependencies on condition codes must be considered
 - Bottom line: values of CC must be tagged, passed around, and updated just like other registers

V:14

V:14

