

A Little History: CISC

■ CISC: Complex Instruction Set Computer

■ Dominant style of machines designed prior to ~1980

■ Stack-oriented instruction set

■ Use stack to pass arguments, save program counter

■ Explicit push and pop instructions

■ Arithmetic instructions can access memory

■ addl %eax, 12 (%ebx, %ecx, 4)

■ Requires memory read and write + complex address calculation

■ Condition codes

■ Set as side effect of arithmetic and logical instructions

■ Philosophy

Ideally instructions should perform "typical" programming tasks

RISC

Reduced Instruction Set Computer

Early projects at IBM, Stanford (Hennessy), and Berkeley (Patterson)

Simpler instructions in ISA (and fewer, at least initially)

Takes more instructions to perform same operations (relative to CISC)

But each instruction can execute faster on simpler hardware

Register-oriented instruction set

Many more registers (typically ≥ 32)


Used for arguments, return value, return address, temporaries


Only load and store instructions can access memory

Similar to Y86-64 mrmovq and mrmovq

No condition codes

Compare/test instructions return 0/1 in general purpose register





CISC vs. RISC Debate

Strong opinions at the time!

CISC arguments:

Easier for compiler (bridges semantic gap)

Concise object code (memory was expensive)

RISC arguments:

Simpler target is better for optimizing compilers

Simpler CPU can be made to run faster

Current status

For desktop processors, choice of ISA not a limiting factor

With enough hardware, anything can be made to run fast

x86 has adopted many RISC features (many internal, transparent)

Code compatibility is more important

For embedded processors, RISC makes sense

Smaller, cheaper, less power

4.1 Summary

Y86-64 instruction set architecture

Similar state and instructions as x86-64
Simpler encodings
Small instruction set
Somewhere between CISC and RISC

4.2: Logic Design: A Brief Review

Fundamental hardware requirements

Communication

How to move values from one place to another

Computation

Storage

All are simplified by restricting to 0s and 1s

Communication

Low or high voltage on wire

Computation


Compute Boolean functions


Storage


Storage


Storage


Storage





































































































































































































Hardware units active for fraction of clock cycle – utilization is low

■ Would need to run clock very slowly

Discussion

Complexity of data path reflects complexity of ISA

Thought experiments to illustrate:

What changes would be required in the data path if

ALU instructions could use input operands from memory?

ALU instructions could write results to memory?

Fetch

TY:105