


Chapter 4: Processor Architecture

- **Focus: How does the hardware execute the instructions?**
- **We'll see by studying an example system**
 - Based on simple instruction set devised for this purpose: **Y86-64**
 - New one needed because x86 is too complex to use as example ISA
 - Y86-64 inspired by x86-64, instructions appear similar
 - Fewer data types, instructions, addressing modes
 - Simpler encodings
 - Reasonably complete for integer programs
 - We'll **design hardware to implement Y86-64 ISA**
 - Basic building blocks
 - Starting point: sequential implementation
 - Ultimate objective: pipelined implementation

IV.1


Instruction Set Architecture

- **Defines interface between hardware and software**
 - Software spec is assembly language
 - State: registers, memory
 - Instructions, encodings
 - Hardware must execute instructions correctly
 - May use variety of transparent tricks to make execution fast.
 - Critical constraint: **results must match sequential execution.**
- **ISA is a layer of abstraction**
 - Above: how hardware appears to software
 - Below: what actually gets built



IV.2

Y86-64 Processor and System State



- Program registers
 - 15 64-bit registers (%r15 is omitted)
- Condition codes
 - Single-bit flags: ZF (Zero), SF (Negative), OF (Overflow)
- Program counter
 - Contains address of next instruction
- Program status
 - Indicates exceptional outcomes (bad opcode, bad address, halt)
- Memory
 - Byte-addressable storage, words in little-endian byte order


IV.3

Y86 Instructions

- **Format**
 - 1 to 10 bytes of information read from memory
 - Can determine instruction length from first byte
 - Fewer instruction types and simpler encoding than x86-64
 - Each accesses and modifies some portion of the CPU and system state
 - Program registers
 - Condition codes
 - Program counter
 - Memory contents


IV.4

Y86-64 Instruction Set (1)





IV.5

Y86-64 Instruction Set (2)



IV.6



Encoding Registers

- Each register has 4-bit ID
 - Similar encoding used in x86-64
 - But we never had to concern ourselves with it
- Register ID 0xF indicates "no register"
 - Used in our hardware design in multiple places
 - Simplifies decoding of instructions

Register + Encoding

%rax	0
%rcx	1
%rdx	2
%rbx	3
%rsp	4
%rbp	5
%r15	6
%rdi	7
%rsi	8
%r10	9
%r11	A
%r12	B
%r13	C
%r14	D
%r16	E
%r17	F
No Reg	F

IV:9

Instruction Example

- Addition instruction
 - Generic form: `addq rA, rB`
 - Encoded representation: `6 0 rA rB`
 - Add value in register rA to value in register rB
 - Store result in register rB
 - Set condition codes based on result
 - Note: Y86-64 allows ALU operations on register operands only
 - Two-byte encoding
 - First byte indicates instruction type
 - Second gives source and destination registers
 - e.g., `addq %rax, %rsi` has encoding `60 06`

IV:10

Arithmetic and Logical Operations

Instruction code Function code

Add: `addq rA, rB` 6 0 rA rB

Subtract (rA from rB): `subq rA, rB` 6 1 rA rB

And: `andq rA, rB` 6 2 rA rB

Exclusive-Or: `xorq rA, rB` 6 3 rA rB

- Referred to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bits in first byte
- All set condition codes as side effect

IV:11

Move Operations

Register -> Register: `rmmovq rA, rB` 2 0 rA rB

Immediate -> Register: `irmovq V, rB` 3 0 F rB V

Register -> Memory: `rmmovq rA, D(rB)` 4 0 rA rB D

Memory -> Register: `rmmovq D(rB), rA` 5 0 rA rB D

- Similar to the x86-64 `movq` instruction
- Simpler format for memory addresses
- Separated into different instructions to simplify hardware implementation

IV:12

BYU ECE

Move Instruction Examples

X86-64	Y86-64
<code>movq \$0xabcd, %rdx</code>	<code>irmovq \$0xabcd, %rdx</code> Encoding: 30 82 cd ab 00 00 00 00 00
<code>movq %rsp, %rbx</code>	<code>rmmovq %rsp, %rbx</code> Encoding: 20 43
<code>movq -12(%rbp), %rcx</code>	<code>rmmovq -12(%rbp), %rcx</code> Encoding: 50 15 f4 ff ff ff ff ff ff
<code>movq %rsi, 0x41c(%rsp)</code>	<code>rmmovq %rsi, 0x41c(%rsp)</code> Encoding: 40 64 1c 04 00 00 00 00 00
<code>movl \$0xabcd, (%eax)</code>	?
<code>movl %eax, 12(%eax, %edx)</code>	?
<code>movl (%ebp, %eax, 4), %ecx</code>	?

IV:13

BYU ECE

Jump Instructions

Jump conditionally/unconditionally

jxx Dest	7	fn	Dest
----------	---	----	------

- Referred to generically as “jxx”
- Encodings differ only by “function code”
- Based on values of condition codes
 - Same as x86-64 counterparts
- Encode full destination address
 - Unlike PC-relative addressing in x86-64

IV:14

BYU ECE

Jump Instructions

Jump unconditionally

jmp Dest	7	0	Dest
----------	---	---	------

Jump when less or equal

jle Dest	7	1	Dest
----------	---	---	------

Jump when less

jnl Dest	7	2	Dest
----------	---	---	------

Jump when equal

jle Dest	7	3	Dest
----------	---	---	------

Jump when not equal

jne Dest	7	4	Dest
----------	---	---	------

Jump when greater or equal

jge Dest	7	5	Dest
----------	---	---	------

Jump when greater

jg Dest	7	6	Dest
---------	---	---	------

IV:15

BYU ECE

Y86-64 Program Stack

- Region of memory holding program data
- Used in Y86-64 (and x86-64) for supporting procedure calls
- Stack top indicated by `%rsp`
 - Address of top stack element
- Stack grows toward lower addresses
 - Top element is at highest address in the stack
 - When pushing, must first decrement stack pointer
 - After popping, increment stack pointer

IV:16

BYU ECE

Stack Operations

`pushq rA`

a	0	rA	P
---	---	----	---

- Decrement `%rsp` by 8
- Store word from `rA` to memory at `%rsp`

`popq rA`

b	0	rA	P
---	---	----	---

- Read word from memory at `%rsp`
- Save in `rA`
- Increment `%rsp` by 8

IV:17

BYU ECE

Subroutine Call and Return

`call Dest`

8	0	Dest
---	---	------

- Push address of next instruction onto stack
- Start executing instructions at `Dest`

`ret`

9	0
---	---

- Pop value from stack
- Use popped value as address for next instruction

IV:18

Miscellaneous Instructions

nop 1 0

- Don't do anything

halt 0 0

- Stop executing instructions
- x86-64 has comparable instruction, but it can't be executed in user mode
- This instruction is used to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt

IV:19

Status Conditions


Mnemonic	Code	Meaning
AOK	1	Normal operation
HLT	2	Halt instruction encountered
ADR	3	Bad address encountered (instr. or data)
INS	4	Invalid instruction encountered

Stat:
Program
Status

- Desired behavior**
 - If AOK, keep going
 - Otherwise, stop program execution

IV:20

Y86-64: What Tools Exist?



IV:21

Easiest Way to Get Y86-64 Code?

- Use C compiler as much as possible**
 - Write code in C
 - Compile for x86-64 with `gcc -S`
 - Hand translate into Y86-64
 - Modern compilers make this more difficult; try different optimization levels
- Coding example**
 - Find number of elements in null-terminated list

```
long len1(long a[]);
```

The diagram shows an array `a` with four elements: 5043, 6125, 7395, and 0. The first three elements are non-zero, and the last element is zero, indicating the end of the list. The length of the list is 3.

IV:22

Y86-64 Code Generation Example

- First try**
 - Write typical array code
 - Compile with `gcc -O2 -S`

```
/* Find number of elements in
null-terminated list */
long len1(long a[])
{
    long len;
    for (len = 0; a[len]; len++)
        ;
    return len;
}
```

- Result**
 - Hard to translate array indexing on Y86 w/o scaled addressing modes

```
L3:  addq $1,%rax
      cmpl $0, (%rdi,%rax,8)
      jne L3
```

IV:23

Y86-64 Code Generation Example (2)

- Second try**
 - Write C code that mimics desired Y86-64 code
- Result**
 - Compiler generates exact same code as before!

```
long len2(long *a)
{
    long ip = (long) a;
    long val = *(long *) ip;
    long len = 0;
    while (val) {
        ip += sizeof(long);
        len++;
        val = *(long *) ip;
    }
    return len;
}
```

```
L3:  addq $1,%rax
      cmpl $0, (%rdi,%rax,8)
      jne L3
```

IV:24

Y86-64 Code Generation Example (3)

Third try

- Borrow what you can, carefully hand code the rest

```
len:
    irmovq $1, %r8      # Constant 1
    irmovq $8, %r9      # Constant 8
    irmovq $0, %rax      # len = 0
    mrmovq (%rdi), %rdx  # val = *a
    andq %rdx, %rdx      # Test val
    je Done              # If zero, goto Done

Loop:
    addq %r8, %rax        # len++
    addq %r9, %rdi        # a++
    mrmovq (%rdi), %rdx   # val = *a
    andq %rdx, %rdx      # Test val
    jne Loop              # If !0, goto Loop

Done:
    ret
```

Register	Use
%rdi	a
%rax	len
%rdx	val
%r8	1
%r9	8

IV:25

Y86-64 Program Structure: Example (1)

```
init:          # Initialization
    . . .
    call Main
    halt

    .align 8    # Program data
array:
    . . .

Main:          # Main function
    . . .
    call len
    . . .

len:           # Length function
    . . .
    .pos 0x100 # Placement of stack
Stack:
    . . .
```

By convention, file extension is .ys

- Programmer must do more work
 - No compiler, linker, or run-time system
- Stack initialization must be explicit (here: addr. 0x100)
 - Must make sure code is not overwritten!
- Execution starts at address 0
- Data must be initialized
- Can use symbolic names

IV:26

Y86-64 Program Structure: Example (2)

```
init:
    # Set up stack pointer
    irmovq Stack, %rsp
    # Execute main program
    call Main
    # Terminate
    halt

# Array of 4 elements + terminating 0
    .align 8
Array:
    .quad 0x000d000d000d000d
    .quad 0x000c000c000c000c
    .quad 0x0b000b000b000b00
    .quad 0xa000a000a000a000
    .quad 0
```

Note:

- Start of program execution
- Stack initialization
- Initialization of array data
- Use of symbolic names

IV:27

Y86-64 Program Structure: Example (3)

```
Main:
    . . .
    irmovq Array, %rdi
    # call len(Array)
    call len
    ret
    . . .
```

Note:

- Set up call to len
- Follow x86-64 [procedure conventions](#)
- Put array address into %rdi as argument

IV:28

Assembling Y86-64 Program

```
linux> yas eg.ys
```

- Input is .ys file (as on a previous slide); output is "object code" file eg. .yo
 - Looks like disassembler output: ASCII file that is easy for you to read

```
0x054: | len:
0x054: | 30f80100000000000000 | irmovq $1, %r8      # Constant 1
0x05e: | 30f90800000000000000 | irmovq $8, %r9      # Constant 8
0x068: | 30f00000000000000000 | irmovq $0, %rax      # len = 0
0x072: | 50270000000000000000 | mrmovq (%rdi), %rdx  # val = *a
0x07c: | 6222 | andq %rdx, %rdx      # Test val
0x07e: | 73a00000000000000000 | je Done              # If zero, goto Done
0x087: | |
0x087: | Loop:
0x087: | 6080 | addq %r8, %rax        # len++
0x089: | 6097 | addq %r9, %rdi        # a++
0x08b: | 50270000000000000000 | mrmovq (%rdi), %rdx  # val = *a
0x095: | 6222 | andq %rdx, %rdx      # Test val
0x097: | 74870000000000000000 | jne Loop              # If !0, goto Loop
0xa0: | Done:
0xa0: | 90 | ret
```

IV:29

Simulating Y86-64 Program

```
linux> yis eg.yo
```

- Instruction set simulator loads and executes .yo "object file"
 - Computes effect of each instruction on processor state, in sequence
 - At end, prints changes in state from original
 - No library functions, so no print functions allowed in C src

```
Stopped in 33 steps at PC = 0x13. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%rax: 0x0000000000000000 0x0000000000000004
%rsp: 0x0000000000000000 0x0000000000000100
%rdi: 0x0000000000000000 0x0000000000000038
%r8: 0x0000000000000000 0x0000000000000001
%r9: 0x0000000000000000 0x0000000000000008

Changes to memory:
0x00f0: 0x0000000000000000 0x0000000000000053
0x00f8: 0x0000000000000000 0x0000000000000013
```

IV:30

A Little History: CISC

- **CISC: Complex Instruction Set Computer**
 - Dominant style of machines designed prior to ~1980
- **Stack-oriented instruction set**
 - Use stack to pass arguments, save program counter
 - Explicit push and pop instructions
- **Arithmetic instructions can access memory**
 - `addl %eax, 12(%ebx, %ecx, 4)`
 - Requires memory read and write + complex address calculation
- **Condition codes**
 - Set as side effect of arithmetic and logical instructions
- **Philosophy**
 - Ideally instructions should perform "typical" programming tasks

IV:31

RISC

- **Reduced Instruction Set Computer**
 - Early projects at IBM, Stanford (Hennessy), and Berkeley (Patterson)
- **Simpler instructions in ISA (and fewer, at least initially)**
 - Takes more instructions to perform same operations (relative to CISC)
 - But each instruction can execute faster on simpler hardware
- **Register-oriented instruction set**
 - Many more registers (typically ≥ 32)
 - Used for arguments, return value, return address, temporaries
- **Only load and store instructions can access memory**
 - Similar to Y86-64 `mrmovq` and `xmmovq`
- **No condition codes**
 - Compare/test instructions return 0/1 in general purpose register

IV:32

Example: MIPS Registers

\$0	\$0	Constant 0	\$16	\$s0	
\$1	\$at	Reserved Temp.	\$17	\$s1	
\$2	\$v0		\$18	\$s2	
\$3	\$v1	Return Values	\$19	\$s3	
\$4	\$a0		\$20	\$s4	
\$5	\$a1		\$21	\$s5	
\$6	\$a2	Procedure arguments	\$22	\$s6	
\$7	\$a3		\$23	\$s7	
\$8	\$t0		\$24	\$t8	
\$9	\$t1		\$25	\$t9	
\$10	\$t2		\$26	\$k0	
\$11	\$t3	Caller Save Temporaries: May be overwritten by called procedures	\$27	\$k1	
\$12	\$t4		\$28	\$gp	Global Pointer
\$13	\$t5		\$29	\$sp	Stack Pointer
\$14	\$t6		\$30	\$s8	Caller Save Temp
\$15	\$t7		\$31	\$ra	Return Address

IV:33

Example: MIPS Instructions

R-R

Op	Ra	Rb	Rd	00000	Fn
----	----	----	----	-------	----

addu \$3,\$2,\$1 # Register add: \$3 = \$2+\$1

R-I

Op	Ra	Rb	Immediate		
----	----	----	-----------	--	--

addu \$3,\$2,3145 # Immediate add: \$3 = \$2+3145

sll \$3,\$2,2 # Shift left: \$3 = \$2 << 2

Branch

Op	Ra	Rb	Offset		
----	----	----	--------	--	--

beq \$3,\$2,dest # Branch when \$3 = \$2

Load/Store

Op	Ra	Rb	Offset		
----	----	----	--------	--	--

lw \$3,16(\$2) # Load Word: \$3 = M[\$2+16]

sw \$3,16(\$2) # Store Word: M[\$2+16] = \$3

IV:34

CISC vs. RISC Debate

- **Strong opinions at the time!**
 - CISC arguments:
 - Easier for compiler (bridges semantic gap)
 - Concise object code (memory was expensive)
 - RISC arguments:
 - Simpler target is better for optimizing compilers
 - Simpler CPU can be made to run faster
- **Current status**
 - For desktop processors, choice of ISA not a limiting factor
 - With enough hardware, anything can be made to run fast
 - x86 has adopted many RISC features (many internal, transparent)
 - Code compatibility is more important
 - For embedded processors, RISC makes sense
 - Smaller, cheaper, less power

IV:35

4.1 Summary

- **Y86-64 instruction set architecture**
 - Similar state and instructions as x86-64
 - Simpler encodings
 - Small instruction set
 - Somewhere between CISC and RISC


IV:36

4.2: Logic Design: A Brief Review

- **Fundamental hardware requirements**
 - Communication
 - How to move values from one place to another
 - Computation
 - Storage
- **All are simplified by restricting to 0s and 1s**
 - Communication
 - Low or high voltage on wire
 - Computation
 - Compute Boolean functions
 - Storage
 - Store bits of information

IV:37


Communication: Digital Signals




- Use voltage thresholds to extract discrete values from continuous signal
- Simplest version: 1-bit signal
 - Either high range (1) or low range (0)
 - With guard range between them
- Not strongly affected by noise or low quality circuit elements
 - Can make circuits simple, small, and fast

IV:38

Computation: Logic Gates




- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs
 - After some small delay



IV:39


Combinational Circuits



- **Acyclic network of logic gates**
 - Continuously responds to changes on primary inputs
 - Primary outputs become (after some delay) Boolean functions of primary inputs

IV:40

Computation Example: Bit Equality




HCL expression

```
bool eq = (a && b) || (!a && !b)
```


- Generate 1 if a and b are equal
- **Hardware Control Language (HCL)**
 - Very simple hardware description language
 - Boolean operations have syntax similar to C logical operations
 - We'll use it to describe control logic for processors
 - Much more convenient than drawing gates
 - It is assumed that HCL compiler can generate gate equivalent

IV:41

Word Equality



Word-level representation




HCL representation

```
bool Eq = (A == B)
```

- 32-bit word size
- HCL representation
 - Equality operation
 - Generates Boolean value

IV:42

Bit-Level Multiplexer




HCL expression

```
bool out = (s && a) || (!s && b)
```


- Control signal s
- Data signals a and b
- Output a when s=1, b when s=0

IV:43

Word Multiplexer



Word-level representation



HCL representation


```
int Out = [
  s : A;
  1 : B;
];
```

- Select input word A or B depending on control signal s
- HCL representation
 - Case expression
 - Series of test : value pairs
 - Result value determined by first successful test

IV:44

HCL Word-Level Examples


Minimum of 3 words



```
int Min3 = [
  A <= B && A <= C : A;
  B <= A && B <= C : B;
  1 : C;
];
```

- Find minimum of three input words
- HCL case expression
- Final case guarantees match

4-way multiplexer




```
int Out4 = [
  !s1 && !s0 : D0;
  !s1 : D1;
  !s0 : D2;
  1 : D3;
];
```

- Select one of 4 inputs based on two control bits
- HCL case expression
- Sequential matching can simplify test expressions

IV:45

Quiz

Median of 3 words (?)




```
int Med3 = [
  A <= B && B <= C : B;
  B <= A && A <= C : A;
  1 : C;
];
```

- Intent of the designer: find the median of three input words
- Is the code correct?

IV:46

Components: Arithmetic Logic Unit




- Example of higher-level constructs we can use in our designs
- Ultimately, ALU consists of **combinational** logic
 - Continuously responding to inputs
- Control signal selects function computed
 - Corresponding to 4 arithmetic/logical operations in Y86-64
- Also computes values for condition codes

IV:47


Storage: Latches (A Brief Review)

Bistable Element




q = 0 or 1


R-S Latch




Resetting



Setting




Storing




IV:48


1-Bit Latch



Latching




Storing




IV:49

1-Bit Latch

Latching



Changing D





- When C asserted, Q+ follows D (with some delay)
- When C falls, value of D is "latched"

Latch is *transparent*: output follows input when clock input is asserted.

IV:50

Edge-Triggered Latch




- Only in latching mode for brief period
 - On rising clock edge
- Value latched depends on data as clock rises
- Output remains stable at all other times


IV:51

Storage: Registers

Structure




Representation



- Each register stores word of data
 - Register at left stores one byte
 - Input loaded on rising edge of clock
- Register is collection of *edge-triggered latches*

IV:52


Register Operation




- Stores data bits
- For most of time register acts as *barrier* between input and output
- As clock rises, register loads input
- Used in our processor for PC, condition codes, Stat, pipeline registers
 - Not used for register file (general purpose registers)

IV:53

Quiz: What Does This Do?




- Accumulator circuit
- Load or accumulate on each cycle



IV:54


Storage: Random-Access Memory

- Stores multiple words of memory
 - Address input specifies which word to read or write
- Example: register file that holds program registers
 - In Y86-64: %rax through %r14
 - Register identifier serves as address (ID 0xF implies no access)
- Multiple ports, each with separate address and data input/output
 - Each port allows distinct access in same cycle (below: 2 reads, 1 write)




IV:55

Register File Timing



- Reading
 - Like combinational logic
 - Output data generated based on input address, after some delay
- Writing
 - Like edge-triggered latch
 - Updated only as clock rises



IV:56


4.2 Summary

- Computation
 - Performed by combinational logic
 - Computes Boolean functions
 - Continuously reacts to input changes
- Storage
 - Registers
 - Hold single words
 - Loaded as clock rises
 - Random-access memories
 - Hold multiple words
 - Multiple read and write ports possible
 - Read word anytime address input changes
 - Write word only on rising clock edge

IV:57


Building Blocks

- Combinational logic
 - Compute Boolean functions of inputs
 - Continuously respond to input changes
 - Operate on data and implement control
- Storage elements
 - Addressable memories
 - Non-addressable registers
 - Loaded only as clock rises



IV:58


What Might a Y86-64 Datapath Look Like?









IV:59

SEQ Hardware Structure

- State
 - Program counter register (PC)
 - Condition code register (CC)
 - Register file
 - Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions
- Instruction flow
 - Read instruction at address specified by PC
 - Process through stages
 - Update program counter



IV:60



Executing popq



- **Fetch**
 - Read 2 bytes
- **Decode**
 - Read stack pointer
- **Execute**
 - Increment stack pointer by 8
- **Memory**
 - Read from old stack pointer
- **Write back**
 - Update stack pointer
 - Write result to register
- **PC update**
 - Increment PC by 2

IV:67

Stage Computation: popq

popq rA	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
Decode	$valA \leftarrow R[\%rsp]$ $valB \leftarrow R[\%rsp]$
Execute	$valE \leftarrow valB + 8$
Memory	$valM \leftarrow M_8[valA]$
Write back	$R[\%rsp] \leftarrow valE$ $R[rA] \leftarrow valM$
PC update	$PC \leftarrow valP$

Read instruction byte
Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

} Why twice?

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers (popped value + stack pointer)

IV:68

Executing Conditional Moves



- **Fetch**
 - Read 2 bytes
- **Decode**
 - Read operand registers
- **Execute**
 - If $!cnd$, then set destination register to 0xF
- **Memory**
 - Do nothing
- **Write back**
 - Update register (unless 0xF)
- **PC update**
 - Increment PC by 2

IV:69

Stage Computation: Cond. Move

cmovXX rA, rB	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow 0$
Execute	$valE \leftarrow valB + valA$ $if !Cond(CC, ifun) rB \leftarrow 0xF$
Memory	
Write back	$R[rB] \leftarrow valE$
PC update	$PC \leftarrow valP$

Read instruction byte
Read register byte

Compute next PC
Read operand A

Pass $valA$ through ALU
(Disable register update)


Write back result

Update PC

- Store value is passed through ALU (added to 0)
- rB value determines if destination field written or not

IV:70

Executing Jumps



- **Fetch**
 - Read 9 bytes
 - Increment PC by 9
- **Decode**
 - Do nothing
- **Execute**
 - Determine whether to take branch based on jump condition and condition codes
- **Memory**
 - Do nothing
- **Write back**
 - Do nothing
- **PC update**
 - Set PC to Dest if branch taken or to incremented PC if branch not taken

IV:71

Stage Computation: Jumps

jXX Dest	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $valC \leftarrow M_1[PC+1]$ $valP \leftarrow PC+9$
Decode	
Execute	$Cnd \leftarrow Cond(CC, ifun)$
Memory	
Write back	
PC update	$PC \leftarrow Cnd ? valC : valP$

Read instruction byte
Read destination address
Fall through address


Take branch?

Update PC

- Compute both addresses
- Choose next PC based on condition codes and branch condition

IV:72

Executing call



- **Fetch**
 - Read 9 bytes
 - Increment PC by 9
- **Decode**
 - Read stack pointer
- **Execute**
 - Decrement stack pointer by 8
- **Memory**
 - Write incremented PC to new value of stack pointer
- **Write back**
 - Update stack pointer
- **PC update**
 - Set PC to Dest

IV:73


Stage Computation: call

call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ $valC \leftarrow M_8[PC+1]$ $valP \leftarrow PC+9$
Decode	$valB \leftarrow R[\%rsp]$
Execute	$valE \leftarrow valB + -8$
Memory	$M_8[valE] \leftarrow valP$
Write back	$R[\%rsp] \leftarrow valE$
PC update	$PC \leftarrow valC$

- Use ALU to decrement stack pointer
- Store incremented PC

IV:74

Executing ret



- **Fetch**
 - Read 1 byte
- **Decode**
 - Read stack pointer
- **Execute**
 - Increment stack pointer by 8
- **Memory**
 - Read return address from old stack pointer
- **Write back**
 - Update stack pointer
- **PC update**
 - Set PC to return address

IV:75

Stage Computation: ret

ret	
Fetch	icode:ifun $\leftarrow M_1[PC]$
Decode	$valA \leftarrow R[\%rsp]$ $valB \leftarrow R[\%rsp]$
Execute	$valE \leftarrow valB + 8$
Memory	$valM \leftarrow M_8[valA]$
Write back	$R[\%rsp] \leftarrow valE$
PC update	$PC \leftarrow valM$

- Use ALU to increment stack pointer
- Read return address from memory

IV:76

Computation Steps

	OPq rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valC$ $valP \leftarrow PC+2$	Read instruction byte Read register byte [Read constant word] Compute next PC
Decode	$valA, srcA$ $valB, srcB$ $valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE$ Cond code $valE \leftarrow valB$ OP $valA$ Set CC	Perform ALU operation Set condition code register [Memory read/write]
Memory	$valM$	Memory read/write
Write back	$dstE$ $dstM$ $R[rB] \leftarrow valE$	Write back ALU result [Write back memory result]
PC update	PC $PC \leftarrow valP$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

IV:77

Computation Steps

	call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ $rA:rB$ $valC$ $valP \leftarrow PC+9$	Read instruction byte [Read register byte] Read constant word Compute next PC
Decode	$valA, srcA$ $valB, srcB$ $valB \leftarrow R[\%rsp]$	[Read operand A] Read operand B
Execute	$valE$ Cond code $valE \leftarrow valB + -8$	Perform ALU operation [Set/use condition code]
Memory	$valM$ $M_8[valE] \leftarrow valP$	Memory read/write
Write back	$dstE$ $dstM$ $R[\%rsp] \leftarrow valE$	Write back ALU result [Write back memory result]
PC update	PC $PC \leftarrow valC$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

IV:78

Computed Values

Fetch

icode Instruction code
ifun Instruction function
rA Instr. Register A
rB Instr. Register B
valC Instruction constant
valP Incremented PC

Decode

srcA Register ID A
srcB Register ID B
dstE Destination Register E
dstM Destination Register M
valA Register value A
valB Register value B

Execute

valE ALU result
Cnd Branch/move flag

Memory

valM Value from memory

IV:79

Quiz

	??
Fetch	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_2[PC+1]$ $valC \leftarrow M_3[PC+2]$ $valP \leftarrow PC+10$
Decode	
Execute	$valE \leftarrow 0 + valC$
Memory	
Write back	$R[rB] \leftarrow valE$
PC update	$PC \leftarrow valP$

What Y86-64 instruction matches this sequence of steps?

- irmovq
- addq
- rmmovq
- mrmovq
- rrmovq
- none of the above


IV:80

SEQ Hardware

Key


- Blue boxes: predefined hardware blocks
 - E.g., memories, ALU
- White ovals: labels for signals
 - Thick lines: 64-bit values
 - Thin lines: 4-8 bit values
 - Dotted lines: 1-bit values
- Gray boxes: control logic
 - Work that remains for us
 - We describe in HCL

Not all details included here...



IV:81

Fetch Logic




Predefined blocks

- PC: Register containing PC value
- Instruction memory: Read 10 bytes (PC to PC+9)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

IV:82

Fetch Logic



Control logic


- Instr. valid: Is this instruction valid?
- Need regids: Does this instruction have a register ID byte?
- Need valC: Does this instruction have a constant word?

IV:83

Fetch Control Logic in HCL

```
# Determine instruction code
int icode = [
  imem_error: INOP;
  1: imem_icode;
];

# Determine instruction function
int ifun = [
  imem_error: FNONE;
  1: imem_ifun;
];
```



IV:84

Fetch Control Logic in HCL

```

    halt
    nop
    cmovXX rA, rB
    irmovq V, rB
    rmmovq rA, D(rB)
    rmmovq D(rB), rA
    Opq rA, rB
    jXX Dest
    call Dest
    ret
    pushq rA
    popq rA
  
```

```

    bool need_regids =
      icode in { IRRMOVQ, IIRMOVQ, IRRMOVQ, IMRMOVQ,
                IOPQ, IPUSHQ, IPOPQ };

    bool instr_valid = icode in
      { IHALT, INOP, IRRMOVQ, IIRMOVQ, IRRMOVQ, IMRMOVQ,
        IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };
  
```

IV:85

Decode Logic

- Register file**
 - Read ports A, B
 - Write ports E, M
 - Address inputs are register IDs or 0xF (no access)
- Control logic**
 - srcA, srcB: read port addresses
 - dstE, dstM: write port addresses
- Signals**
 - Cnd: perform cond. move? Computed in Execute stage

IV:86

A Source

Decode	OPq rA, rB	Read operand A
Decode	$valA \leftarrow R[rA]$	Read operand A
Decode	cmovXX rA, rB	Read operand A
Decode	$valA \leftarrow R[rA]$	Read operand A
Decode	rmmovq rA, D(rB)	Read operand A
Decode	$valA \leftarrow R[rA]$	Read operand A
Decode	popq rA	Read stack pointer
Decode	$valA \leftarrow R[esp]$	Read stack pointer
Decode	jXX Dest	No operand
Decode	call Dest	No operand
Decode	ret	Read stack pointer
Decode	$valA \leftarrow R[esp]$	Read stack pointer

```

    int srcA = [
      icode in { IRRMOVQ, IRRMOVQ, IOPQ, IPUSHQ } : rA;
      icode in { IPOPQ, IRET } : RRSP;
      1 : RNONE; # Don't need register
    ];
  
```

IV:87

E Destination

Write-back	OPq rA, rB	Write back result
Write-back	$R[rB] \leftarrow valE$	Write back result
Write-back	cmovXX rA, rB	Conditionally write back result
Write-back	$R[rB] \leftarrow valE$	Conditionally write back result
Write-back	rmmovq rA, D(rB)	None
Write-back	popq rA	None
Write-back	$R[esp] \leftarrow valE$	Update stack pointer
Write-back	jXX Dest	None
Write-back	call Dest	None
Write-back	$R[esp] \leftarrow valE$	Update stack pointer
Write-back	ret	Update stack pointer
Write-back	$R[esp] \leftarrow valE$	Update stack pointer

```

    int dstE = [
      icode in { IRRMOVQ } && Cnd : rB;
      icode in { IIRMOVQ, IOPQ } : rB;
      icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
      1 : RNONE; # Don't write any register
    ];
  
```

IV:88

Execute Logic

- Units**
 - ALU
 - Implements 4 required functions
 - Generates valE and CC values
 - CC
 - Register with 3 condition code bits
 - cond
 - Computes branch/cond. move flag
- Control logic**
 - Set CC: Should condition code register be loaded?
 - ALU A: Input A to ALU
 - ALU B: Input B to ALU
 - ALU fun.: Operation ALU is to compute

IV:89

ALU A Input

Execute	OPq rA, rB	Perform ALU operation
Execute	$valE \leftarrow valB \text{ OP } valA$	Perform ALU operation
Execute	cmovXX rA, rB	Pass valA through ALU
Execute	$valE \leftarrow 0 + valA$	Pass valA through ALU
Execute	rmmovq rA, D(rB)	Compute effective address
Execute	$valE \leftarrow valB + valC$	Compute effective address
Execute	popq rA	Increment stack pointer
Execute	$valE \leftarrow valB + 8$	Increment stack pointer
Execute	jXX Dest	No operation
Execute	call Dest	Decrement stack pointer
Execute	$valE \leftarrow valB + -8$	Decrement stack pointer
Execute	ret	Increment stack pointer
Execute	$valE \leftarrow valB + 8$	Increment stack pointer

```

    int aluA = [
      icode in { IRRMOVL, IOPL } : valA;
      icode in { IIRMOVL, IRRMOVL, IMRMOVL } : valC;
      icode in { ICALL, IPUSHL } : -8;
      icode in { IRET, IPOPL } : 8;
      # Other instructions don't need ALU
    ];
  
```

IV:90

ALU Operation

Execute	OPq rA, rB	Perform ALU operation
Execute	$valE \leftarrow valB \text{ OP } valA$	Perform ALU operation
Execute	$cmovXX\ rA, rB$	Pass valA through ALU
Execute	$valE \leftarrow 0 + valA$	Pass valA through ALU
Execute	$rmmovq\ rA, D(rB)$	Compute effective address
Execute	$valE \leftarrow valB + valC$	Compute effective address
Execute	$popq\ rA$	Increment stack pointer
Execute	$valE \leftarrow valB + 8$	Increment stack pointer
Execute	$jXX\ Dest$	No operation
Execute	$call\ Dest$	Decrement stack pointer
Execute	$valE \leftarrow valB - 8$	Decrement stack pointer
Execute	ret	Increment stack pointer
Execute	$valE \leftarrow valB + 8$	Increment stack pointer

```

int alufun = [
    icode == IOPQ : ifun;
    1 : ALUADD;
];

```

IV-91

Memory Logic

- Memory**
 - Reads or writes memory word
- Control logic**
 - stat: what is instruction status?
 - Mem. read: should word be read?
 - Mem. write: should word be written?
 - Mem. addr.: location to access
 - Mem. data: value to be written

IV-92

Instruction Status

- Control logic**
 - stat: what is instruction status?

```

## Determine instruction status
int Stat = [
    imem_error || dmem_error : SADR;
    !instr_valid: SINS;
    icode == IHALT : SHLT;
    1 : SAOK;
];

```

IV-93

Memory Address

Memory	OPq rA, rB	No operation
Memory	$rmmovq\ rA, D(rB)$	Write value to memory
Memory	$M_8[valE] \leftarrow valA$	Write value to memory
Memory	$popq\ rA$	Read from stack
Memory	$valM \leftarrow M_8[valA]$	Read from stack
Memory	$jXX\ Dest$	No operation
Memory	$call\ Dest$	Write return value on stack
Memory	$M_8[valE] \leftarrow valP$	Write return value on stack
Memory	ret	Read return address
Memory	$valM \leftarrow M_8[valA]$	Read return address

```

int mem_addr = [
    icode in { IRMMOVQ, IPUS HQ, ICALL, IMRMOVQ } : valE;
    icode in { IPO PQ, IRET } : valA;
    # Other instructions don't need address
];

```

IV-94

Memory Read

Memory	OPq rA, rB	No operation
Memory	$rmmovq\ rA, D(rB)$	Write value to memory
Memory	$M_8[valE] \leftarrow valA$	Write value to memory
Memory	$popq\ rA$	Read from stack
Memory	$valM \leftarrow M_8[valA]$	Read from stack
Memory	$jXX\ Dest$	No operation
Memory	$call\ Dest$	Write return value on stack
Memory	$M_8[valE] \leftarrow valP$	Write return value on stack
Memory	ret	Read return address
Memory	$valM \leftarrow M_8[valA]$	Read return address

```

bool mem_read = icode in { IMRMOVQ, IPO PQ, IRET };

```

IV-95

PC Update Logic

- New PC**
 - Select next value of PC

IV-96

PC Update

PC update	OPq rA, rB PC ← valP	Update PC
PC update	rmmovq rA, D(rB) PC ← valP	Update PC
PC update	popq rA PC ← valP	Update PC
PC update	jXX Dest PC ← Cnd ? valC : valP	Update PC
PC update	call Dest PC ← valC	Set PC to destination
PC update	ret PC ← valM	Set PC to return address

```

int new_pc = {
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
};

```

IV:97

SEQ Hardware

■ The story so far...

- We derived a datapath for the Y86-64 instruction set
- We used basic building blocks (blue boxes)
- We named each required register and value
- We identified where control logic was required (gray boxes)
- We devised control logic by writing HCL code

■ So, how well does it work?

- What happens on each rising clock edge?

IV:98

SEQ Operation: An Abstracted View

■ State

- PC register
- Cond. code register
- Data memory
- Register file

All updated as clock rises

■ Combinational logic

- ALU
- Control logic
- Memory reads
- Instruction memory
- Register file
- Data memory

IV:99

SEQ Operation: State at ①

Clock

Cycle 1:	0x000: irmovq \$0x100, %rbx # %rbx <-- 0x100
Cycle 2:	0x00a: irmovq \$0x200, %rdx # %rdx <-- 0x200
Cycle 3:	0x014: addq %rdx, %rbx # %rbx <-- 0x300 CC <-- 000
Cycle 4:	0x016: je dest # Not taken
Cycle 5:	0x01f: rmmovq %rbx, 0(%rdx) # M[0x200] <-- 0x300

■ State was just updated by second irmovq instruction

■ Combinational logic is starting to react to state changes

IV:100

SEQ Operation: State at ②

Clock

Cycle 1:	0x000: irmovq \$0x100, %rbx # %rbx <-- 0x100
Cycle 2:	0x00a: irmovq \$0x200, %rdx # %rdx <-- 0x200
Cycle 3:	0x014: addq %rdx, %rbx # %rbx <-- 0x300 CC <-- 000
Cycle 4:	0x016: je dest # Not taken
Cycle 5:	0x01f: rmmovq %rbx, 0(%rdx) # M[0x200] <-- 0x300

■ State as yet unchanged by the current instruction

■ Combinational logic has determined results for addq instruction

■ What state changes will take place on next clock edge?

IV:101

SEQ Operation: State at ③

Clock

Cycle 1:	0x000: irmovq \$0x100, %rbx # %rbx <-- 0x100
Cycle 2:	0x00a: irmovq \$0x200, %rdx # %rdx <-- 0x200
Cycle 3:	0x014: addq %rdx, %rbx # %rbx <-- 0x300 CC <-- 000
Cycle 4:	0x016: je dest # Not taken
Cycle 5:	0x01f: rmmovq %rbx, 0(%rdx) # M[0x200] <-- 0x300

■ State was just updated according to addq instruction

■ Combinational logic is starting to react to state changes

IV:102

