Introduction to Bluespec: A new methodology for designing Hardware

Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

GCD: A simple example to explain hardware generation from Bluespec

Programming with rules: A simple example

Euclid's algorithm for computing the Greatest Common Divisor (GCD):

15		5	
9		5	subtract
3		5	subtract
6		3	swap
3		3	subtract
0	answer:	3	subtract

http://csg.csail.mit.edu/6.375

GCD Hardware Module

```
Int#(3/2
                                             In a GCD call t
                      Int#(3/2
                      enab
                                             could be
                      rdv
                                   GCD
                                             Int#(32),
           v == 0
                                             UInt#(16),
 implicit
                                             Int#(13), ...
conditions
                  #(type t)
interface I GCD;
     method Action start (Int#(3^2) a, Int#(3^2) b);
     method Int#(3/2) result();
endinterface
```

- The module can easily be made polymorphic
- Many different implementations can provide the same interface:
 module mkGCD (I GCD)

http://csg.csail.mit.edu/6.375

GCD in BSV

```
x y y sub 2 sub 2
```

```
module mkGCD (I GCD);
```

```
Reg#(Int#(32)) x <- mkRegU;
Reg#(Int#(32)) y <- mkReg(0);
```

```
State |
```

```
rule swap ((x > y) && (y != 0));
    x <= y;    y <= x;
endrule
rule subtract ((x <= y) && (y != 0));
    y <= y - x;</pre>
```

Internal behavior

endrule

```
method Action start(Int#(32) a, Int#(32) b)
```

```
x \le a; y \le b; If (a==0) then 0 else b
```

endmethod

endmethod

External Sinterface

Assume a/=0

February 5, 2016

http://csg.csail.mit.edu/6.375

L02-5

GCD: Another implementation

```
module mkGCD (I GCD);
                                           Combine swap
    Reg#(Int#(32)) x <- mkRegU;
                                          and subtract rule
    Reg#(Int#(32)) y <- mkReg(0)
    rule swapANDsub ((x > y) \&\& (y != 0));
        x \le y; y \le x - y;
    endrule
    rule subtract ((x \le y) \&\& (y!=0));
        y \le y - x;
    endrule
    method Action start(Int#(32) a, Int#(32) b)
                                          if (y==0);
       x \le a; y \le b;
    endmethod
    method Int#(32) result() if (y==0);
                               Does it compute faster?
        return x;
    endmethod
                               Does it take more resources?
endmodule
```

February 5, 2016

http://csg.csail.mit.edu/6.375


L02-6

High-level Synthesis from Bluespec First simulate Bluespec SystemVerilog source Second run on FPGAs Bluespec Compiler We won't explore the chip design path Verilo 95 RTI Veriog sim RTL synthesis Bluesim VCD output tes Place & Debussy Power **FPGA** Route estimation Visualization tool Tapeout L02-7 http://csg.csail.mit.edu/6.375 February 5, 2016

Generated Verilog RTL: GCD

```
module mkGCD(CLK,RST N,start a,start b,EN start,RDY start,
             result, RDY result);
 input CLK; input RST N;
// action method start
  input [31 : 0] start a; input [31 : 0] start b; input EN start;
 output RDY start;
// value method result
 output [31 : 0] result; output RDY result;
// register x and y
  reg [31 : 0] x;
 wire [31 : 0] x$D IN; wire x$EN;
 reg [31 : 0] y;
 wire [31 : 0] y$D IN; wire y$EN;
// rule RL subtract
 assign WILL FIRE RL subtract = x SLE y d3 && !y EQ 0 d10 ;
// rule RL swap
  assign WILL FIRE RL swap = !x SLE y d3 && !y EQ 0 d10 ;
```


Generated Hardware



```
rule swap ((x>y)&&(y!=0));
    x <= y;    y <= x; endrule
rule subtract ((x<=y)&&(y!=0));
    y <= y - x; endrule</pre>
```

x_en = swap?
y_en = swap? OR subtract?

Generated Hardware Module



x_en = swap? OR start_en
y_en = swap? OR subtract? OR start_en
rdy = (y==0)

http://csg.csail.mit.edu/6.375

GCD: A Simple Test Bench

```
module mkTest ();
  Reg#(Int#(32)) state <- mkReg(0);
                                       Why do we need
  I GCD gcd <- mkGCD();</pre>
                                       the state variable?
  rule go (state == 0);
                                       Is there any
    gcd.start (423, 142);
                                       timing issue in
    state <= 1;
                                       displaying the
  endrule
                                       result?
  rule finish (state == 1);
    $display ("GCD of 423 & 142 = %d", gcd.result());
    state <= 2;
  endrule
                                 No. Because the finish
endmodule
                                 rule cannot execute until
                                 gcd.result is ready
```

GCD: Test Bench

```
Feeds all pairs (c1,c2)
module mkTest ();
  Reg#(Int#(32)) state <- mkReg(0);
                                            1 < c1 < 7
  Reg#(Int#(4))   c1 <- mkReg(1);
                                            1 < c2 < 63
  to GCD
                 gcd <- mkGCD();</pre>
  I GCD
   rule req (state==0);
    gcd.start(signExtend(c1), signExtend(c2));
     state <= 1;
  endrule
   rule resp (state==1);
     $display ("GCD of %d & %d =%d", c1, c2,
gcd.result());
    if (c1==7) begin c1 \le 1; c2 \le c2+1; end
               else c1 \le c1+1;
     if (c1==7 \&\& c2==63) state <= 2 else state <= 0;
  endrule
```

endmodule February 5, 2016

http://csg.csail.mit.edu/6.375

L02-12