

# Arm® SBSA ACS Bare-metal

Version 1.0

## User Guide



# Arm® SBSA ACS Bare-metal

## User Guide

Copyright © 2020 Arm Limited or its affiliates. All rights reserved.

### Release Information

### Document History

Issue	Date	Confidentiality	Change
0100-01	25 November 2020	Non-Confidential	First release

### Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at <http://www.arm.com/company/policies/trademarks>.

Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

### **Product Status**

The information in this document is for an Alpha product, that is a product under development.

### **Web Address**

[developer.arm.com](https://developer.arm.com)

### **Progressive terminology commitment**

Arm values inclusive communities. Arm recognizes that we and our industry have used terms that can be offensive. Arm strives to lead the industry and create change.

This document includes terms that can be offensive. We will replace these terms in a future issue of this document.

If you find offensive terms in this document, please contact [terms@arm.com](mailto:terms@arm.com).

# Contents

## Arm® SBSA ACS Bare-metal User Guide

### **Preface**

<i>About this book</i> .....	7
------------------------------	---

### **Chapter 1**

#### **Introduction to SBSA**

1.1	SBSA ACS .....	1-11
1.2	ACS design .....	1-12
1.3	Steps to customize bare-metal code .....	1-13

### **Chapter 2**

#### **SoC emulation environment**

2.1	SoC emulation environment .....	2-15
-----	---------------------------------	------

### **Chapter 3**

#### **DMA tests**

3.1	Number of DMA controllers .....	3-18
3.2	DMA master attributes .....	3-19

### **Chapter 4**

#### **SMMU and device tests**

4.1	SMMU and device tests .....	4-21
-----	-----------------------------	------

### **Chapter 5**

#### **GIC tests**

5.1	GIC-specific tests .....	5-24
-----	--------------------------	------

### **Chapter 6**

#### **Timer tests**

6.1	Timer Tests .....	6-26
6.2	Timer information .....	6-27

<b>Chapter 7</b>	<b>Watchdog timer tests</b>	
7.1	Number of watchdog timers .....	7-29
7.2	Watchdog information .....	7-30
<b>Chapter 8</b>	<b>Porting requirements</b>	
8.1	PAL .....	8-32
8.2	GIC .....	8-33
8.3	Timer .....	8-34
8.4	IOVIRT .....	8-35
8.5	PCIe .....	8-36
8.6	SMMU .....	8-38
8.7	Peripheral .....	8-39
8.8	DMA .....	8-41
8.9	Exerciser .....	8-42
8.10	Miscellaneous .....	8-43
<b>Chapter 9</b>	<b>SBSA ACS flow</b>	
9.1	SBSA ACS flow diagram .....	9-46
9.2	SBSA test example flow .....	9-47
<b>Appendix A</b>	<b>Revisions</b>	
A.1	Revisions .....	Appx-A-49

# Preface

This preface introduces the *Arm® SBSA ACS Bare-metal User Guide*.

It contains the following:

- [About this book on page 7.](#)

## About this book

This document provides information on the SBSA ACS Bare-metal.

## Using this book

This book is organized into the following chapters:

### Chapter 1 Introduction to SBSA

This section provides an introduction to Arm SBSA describing the ACS architecture and the directory structure.

### Chapter 2 SoC emulation environment

This chapter provides details of the parameters that can be customized in `platform_name/include/platform_override_fvp.h` as per the actuals with respect to PE and PCIe on an SoC emulation environment.

### Chapter 3 DMA tests

This section describes the configuration options for Direct Memory Access (DMA) controller-based tests. Additionally, it describes the parameters for the number of DMA bus masters, and DMA master attributes that can be customized.

### Chapter 4 SMMU and device tests

This chapter provides an overview on SMMU and device tests. Additionally, it describes the parameters for the number of IOVIRT nodes, SMMUs, RC, PMCG, ITS blocks, I/O virtualization node-specific information, SMMU node-specific information, RC-specific information, and I/O virtual address mapping that can be customized.

### Chapter 5 GIC tests

This chapter describes the parameters for Generic Interrupt Controller (GIC) specific test that can be customized.

### Chapter 6 Timer tests

This chapter describes the parameters for timer tests, and timer information that can be customized.

### Chapter 7 Watchdog timer tests

This chapter describes the parameters for the number of watchdog timer tests, and watchdog information that can be customized.

### Chapter 8 Porting requirements

This chapter provides information on different APIs in PAL, GIC, timer, IOVIRT, PCIe, SMMU, peripheral, DMA, exerciser, miscellaneous.

### Chapter 9 SBSA ACS flow

This chapter provides an overview on the SBSA ACS flow diagram, and SBSA test example flow.

### Appendix A Revisions

This section describes the technical changes made in this book.

## Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the [Arm® Glossary](#) for more information.

## Typographic conventions

*italic*

Introduces special terminology, denotes cross-references, and citations.

**bold**

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

**monospace**

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

**monospace**

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

***monospace italic***

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

**monospace bold**

Denotes language keywords when used outside example code.

**<and>**

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```
MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>
```

**SMALL CAPITALS**

Used in body text for a few terms that have specific technical meanings, that are defined in the *Arm® Glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

## Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information.

### Arm publications

- *Arm SBSA Architecture Compliance Test Scenario* (Arm PJDOC-2042731200-3439)
- *Arm SBSA Architecture Compliance User Guide* (Arm 101547)
- *Arm SBSA Architecture Compliance Validation Methodology* (Arm 101544)

### Other publications

## Feedback

### Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

### Feedback on content

If you have comments on content then send an e-mail to [support-enterprise-accs@arm.com](mailto:support-enterprise-accs@arm.com). Give:

- The title *Arm SBSA ACS Bare-metal User Guide*.
- The number 102311\_0100\_01\_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.



Arm also welcomes general suggestions for additions and improvements.

---

**Note**

Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

---

## Other information

- [\*Arm® Developer.\*](#)
- [\*Arm® Documentation.\*](#)
- [\*Technical Support.\*](#)
- [\*Arm® Glossary.\*](#)

# Chapter 1

## Introduction to SBSA

This section provides an introduction to Arm SBSA describing the ACS architecture and the directory structure.

It contains the following sections:

- [1.1 SBSA ACS on page 1-11.](#)
- [1.2 ACS design on page 1-12.](#)
- [1.3 Steps to customize bare-metal code on page 1-13.](#)

## 1.1 SBSA ACS

This chapter describes about the Arm SBSA ACS.

Arm specifies a hardware system architecture which is based on Arm 64-bit architecture. Server system software such as operating systems, hypervisors, and firmware can rely on it. This ensures standard system architecture to enable a suitably built single OS image to run on all hardware compliant with this specification.

Arm provides a test suite named Architecture Compliance Test Suite (ACS) which contains self-checking portable C-test cases to verify the compliance of hardware platforms to SBSA.

Arm SBSA ACS can be downloaded from <https://github.com/ARM-software/sbsa-acs>.

## 1.2 ACS design

This section describes the layered architecture in the ACS design.

ACS is designed in a layered architecture that consists as follows:

1. Platform Adaptation Layer (PAL) is a C-based, Arm-defined API that you can implement. It abstracts features whose implementation varies from one target system to another. Each test platform requires a PAL implementation of its own. PAL APIs are meant for the compliance test to reach or use other abstractions in the test platform such as the UEFI infrastructure and bare-metal abstraction.
  - For each component, PAL implementation must populate a data structure which involves in supplying SoC-specific information such as base addresses, IRQ numbers, capabilities of PE, PCIe, RC, SMMU, DMA, and others.
  - PAL also uses client drivers underneath to retrieve certain device-specific information and to configure the devices.
2. Validation Adaptation Layer (VAL) is a layer which provides an abstraction over PAL and does not change based on platform. This layer calls the PAL layer to achieve a certain functionality, for example:

```
val_pcie_read_cfg -> pal_pcie_read_cfg
```

3. Test pool is a layer which contains a list of test cases implemented for each component.
4. Application is the top-level application which allocates memory for component-specific tables and executes the test case for each component.

The ACS test components are classified as follows:

- PE
- GIC
- PCIe
- Exerciser
- I/O virtualization or SMMU
- Timer
- Watchdog
- Power - wakeup semantics

## 1.3 Steps to customize bare-metal code

This section describes the steps to customize bare-metal code.

The following are the steps to customize bare-metal code for different platforms:

1. Create a directory under the <local\_path>/sbsa-acis/platform/pal\_baremetal/ folder.

```
mkdir platform_name
```

2. Copy the reference code from <local\_path>/sbsa-acis/platform/pal\_baremetal/FVP/ folder to the folder created, platform\_name.

```
cp -r FVP/ platform_name/
```

3. Port all the required APIs mentioned in [Chapter 8 Porting requirements on page 8-31](#).
4. Modify the file platform\_name/include/platform\_override\_fvp.h with platform-specific information. For sample implementation, refer Chapter 2 to Chapter 7.

This section contains the following subsection:

- [1.3.1 Directory structure on page 1-13](#).

### 1.3.1 Directory structure

This section describes about the bare-metal layer.

A brief description about the bare-metal layer is as follows:

pal\_baremetal contains the bare-metal implementation for each test component specified as follows:

1. PE is pal\_pe.c
2. GIC is pal\_gic.c
3. PCIe is pal\_pcie.c, pal\_pcie\_enumeration.c
4. Exerciser is pal\_exerciser.c
5. IOVIRT is pal\_iovirt.c
6. SMMU is pal\_smmu.c
7. Timer/Watchdog is pal\_timer.c
8. Peripherals (UART/Memory) is pal\_peripherals.c

---

**Note**

---

PAL implementation requires porting when the underlying platform design changes.

---

## Chapter 2

# SoC emulation environment

This chapter provides details of the parameters that can be customized in `platform_name/include/platform_override_fvp.h` as per the actuals with respect to PE and PCIe on an SoC emulation environment.

It contains the following section:

- [2.1 SoC emulation environment on page 2-15.](#)

## 2.1 SoC emulation environment

This section describes the execution of the SBSA ACS on a full chip emulation environment.

Executing SBSA ACS on a full chip emulation environment requires implementation of PAL. This involves providing a collection of SoC-specific information such as capabilities, base addresses, IRQ numbers and many more to the test logic. In UEFI based systems, all the static information is present in UEFI tables. PAL implementation that is based on UEFI, reads this information from the tables and populates the PAL data structures. For a bare-metal system, this information must be supplied in table format which can be read by the PAL API implementation. The PAL implementation uses generated header file for populating data structures.

This section contains the following subsections:

- [2.1.1 Number of PEs on page 2-15.](#)
- [2.1.2 PE-specific information on page 2-15.](#)
- [2.1.3 Number of PCIe root ports on page 2-15.](#)
- [2.1.4 PCIe root port information on page 2-16.](#)
- [2.1.5 PCIe peripherals on page 2-16.](#)

### 2.1.1 Number of PEs

This section describes the number of Processing Elements (PEs) in the design.

The following is a header file representation of the PEs in the design.

```
#define PLATFORM_OVERRIDE_PE_CNT    0x8
```

For example: If the PE count is equal to 1, then use the following code:

```
#define PLATFORM_OVERRIDE_PE0_INDEX    0x0
#define PLATFORM_OVERRIDE_PE0_MPIDR    0x0
#define PLATFORM_OVERRIDE_PE0_PMU_GSIV 0x17
#define PLATFORM_OVERRIDE_PE1_INDEX    0x1
#define PLATFORM_OVERRIDE_PE1_MPIDR    0x100
#define PLATFORM_OVERRIDE_PE1_PMU_GSIV 0x17
```

### 2.1.2 PE-specific information

This section describes the number of PE-specific information.

Tests contain comparison of MPIDR values with actual values read from register. Such interrupts are generated for the performance monitoring interrupt lines and tested.

#### **#pe\_mpidr**

MPIDR register value represents the PE hierarchy (cluster, core).

#### **pe\_index**

the PE number.

#### **#pe\_performanceinterruptgsiv**

Performance monitoring interrupt number for each core.

Header file representation:

```
#define PLATFORM_OVERRIDE_PE_CNT    0x8
```

For example: If the PE count is equal to 1, then use the following code:

```
#define PLATFORM_OVERRIDE_PE0_INDEX    0x0
#define PLATFORM_OVERRIDE_PE0_MPIDR    0x0
#define PLATFORM_OVERRIDE_PE0_PMU_GSIV 0x17
```

### 2.1.3 Number of PCIe root ports

This section describes the number of Peripheral Component Interconnect express (PCIe) root ports.

Header file representation:

```
#define PLATFORM_OVERRIDE_NUM_ECAM 1
```

For example:

```
#define PLATFORM_OVERRIDE_PCIE_ECAM_BASE_ADDR_0 0x60000000
#define PLATFORM_OVERRIDE_PCIE_SEGMENT_GRP_NUM_0 0x0
#define PLATFORM_OVERRIDE_PCIE_START_BUS_NUM_0 0x0
#define PLATFORM_OVERRIDE_PCIE_END_BUS_NUM_0 0xFF
```

#### 2.1.4 PCIe root port information

This section describes the PCIe root port information with an example.

Following information corresponding to the root port is described as follows:

- Enhanced Configuration Access Mechanism (ECAM) base address: ECAM maps PCIe configuration space to memory address. The memory address to the current configuration space must be provided here.
- Start bus number: starting bus number on this segment.
- End bus number: ending bus number on this segment
- Segment number

For example:

```
#define PLATFORM_OVERRIDE_PCIE_ECAM_BASE_ADDR_0 0x60000000
#define PLATFORM_OVERRIDE_PCIE_SEGMENT_GRP_NUM_0 0x0
#define PLATFORM_OVERRIDE_PCIE_START_BUS_NUM_0 0x0
#define PLATFORM_OVERRIDE_PCIE_END_BUS_NUM_0 0xFF
```

#### 2.1.5 PCIe peripherals

This section provides information on the number of count of PCIe peripherals.

Header file representation:

```
#define PLATFORM_PERIPHERAL_COUNT 2
#define PERIPHERAL0_DMA_SUPPORT 1
#define PERIPHERAL0_DMA_COHERENT 1
#define PERIPHERAL0_P2P_SUPPORT 1
#define PERIPHERAL0_DMA_64BIT 0
#define PERIPHERAL0_BEHIND_SMMU 1
```



## Chapter 3

# DMA tests

This section describes the configuration options for Direct Memory Access (DMA) controller-based tests. Additionally, it describes the parameters for the number of DMA bus masters, and DMA master attributes that can be customized.

It contains the following sections:

- [3.1 Number of DMA controllers on page 3-18.](#)
- [3.2 DMA master attributes on page 3-19.](#)

## 3.1 Number of DMA controllers

This section provides data for the number of DMA controllers.

Header file representation:

```
#define PLATFORM_OVERRIDE_DMA_CNT 0
```

## 3.2 DMA master attributes

This section provides data for the DMA master attributes.

Header file representation:

```
typedef struct {  
    DMA_INFO_TYPE_e type;  
    void *target;    ///< The actual info stored in these pointers is implementation-  
    specific.  
    void *port;  
    void *host;  
    uint32_t flags;  
}DMA_INFO_BLOCK;
```

## Chapter 4

# SMMU and device tests

This chapter provides an overview on SMMU and device tests. Additionally, it describes the parameters for the number of IOVIRT nodes, SMMUs, RC, PMCG, ITS blocks, I/O virtualization node-specific information, SMMU node-specific information, RC-specific information, and I/O virtual address mapping that can be customized.

It contains the following section:

- [4.1 SMMU and device tests on page 4-21.](#)

## 4.1 SMMU and device tests

This chapter provides an overview on SMMU and device tests.

Additionally, this chapter provides information on the number of IOVIRT nodes, SMMUs, RC, PMCG, ITS blocks, I/O virtualization node-specific information, SMMU node-specific information, RC-specific information, I/O virtual address mapping.

This section contains the following subsections:

- [4.1.1 Number of IOVIRT Nodes on page 4-21.](#)
- [4.1.2 Number of SMMUs on page 4-21.](#)
- [4.1.3 Number of RC on page 4-21.](#)
- [4.1.4 Number of PMCG on page 4-21.](#)
- [4.1.5 Number of ITS blocks on page 4-21.](#)
- [4.1.6 I/O virtualization node-specific information on page 4-21.](#)
- [4.1.7 SMMU node-specific information on page 4-22.](#)
- [4.1.8 RC-specific information on page 4-22.](#)
- [4.1.9 I/O virtual address mapping on page 4-22.](#)

### 4.1.1 Number of IOVIRT Nodes

This section provides data for the number of IOVIRT nodes.

Header file representation:

```
#define NODE_COUNT 0x2
```

### 4.1.2 Number of SMMUs

This section provides data for the System Memory Management Unit (SMMU) count.

Header file representation:

```
#define SMMU_COUNT 0x1
```

### 4.1.3 Number of RC

This section provides details on the number of Root Complex (RC) count.

Header file representation:

```
#define RC_COUNT 0x1
```

### 4.1.4 Number of PMCG

This section provides details on the number of Performance Monitor Counter Groups (PMCG) in the system.

Header file representation:

```
#define PMCG_COUNT 0x1
```

### 4.1.5 Number of ITS blocks

This section provides details on the number of Interrupt Translation Service (ITS) blocks in GIC.

Header file representation:

```
#define IOVIRT_ITS_COUNT 0x1
```

### 4.1.6 I/O virtualization node-specific information

This section provides details on I/O virtualization node-specific information.

Header file representation:

```
typedef struct {
    uint32_t type;
    uint32_t num_data_map;
    NODE_DATA data;
    uint32_t flags;
    NODE_DATA_MAP data_map[];
}IOVIRT_BLOCK;
```

#### 4.1.7 SMMU node-specific information

This section describes the SMMU node-specific information.

Header file representation:

```
typedef struct {
    uint32_t arch_major_rev;    ///< Version 1 or 2 or 3
    uint64_t base;             ///< SMMU Controller base address
}SMMU_INFO_BLOCK;
```

#### 4.1.8 RC-specific information

This section provides data on the RC-specific information.

Header file representation:

```
typedef struct {
    uint32_t segment;
    uint32_t ats_attr;
    uint32_t cca;               //Cache Coherency Attribute
    uint64_t smmu_base;
}IOVIRT_RC_INFO_BLOCK;
```

#### 4.1.9 I/O virtual address mapping

This section provides data on the I/O virtual address mapping.

Header file representation:

```
typedef struct {
    uint32_t input_base;
    uint32_t id_count;
    uint32_t output_base;
    uint32_t output_ref;
}ID_MAP;
```

# Chapter 5

## GIC tests

This chapter describes the parameters for Generic Interrupt Controller (GIC) specific test that can be customized.

It contains the following section:

- [5.1 GIC-specific tests on page 5-24.](#)

## 5.1 GIC-specific tests

This section provides details on GIC-specific tests.

Header file representation:

```
#define PLATFORM_OVERRIDE_GICITS_COUNT 0x1
#define PLATFORM_OVERRIDE_GICC_TYPE 0x1000
#define PLATFORM_OVERRIDE_GICD_TYPE 0x1001
#define PLATFORM_OVERRIDE_GICRD_TYPE 0x0
#define PLATFORM_OVERRIDE_GICITS_TYPE 0x1003
#define PLATFORM_OVERRIDE_GICC_BASE 0x30000000
#define PLATFORM_OVERRIDE_GICD_BASE 0x30000000
#define PLATFORM_OVERRIDE_GICRD_BASE 0x0
#define PLATFORM_OVERRIDE_GICITS_BASE 0x30040000
```



# Chapter 6

## Timer tests

This chapter describes the parameters for timer tests, and timer information that can be customized.

It contains the following sections:

- [6.1 Timer Tests](#) on page 6-26.
- [6.2 Timer information](#) on page 6-27.

## 6.1 Timer Tests

This section provides information on timer tests.

Header file representation:

```
#define PLATFORM_OVERRIDE_TIMER_COUNT 0x2
```

## 6.2 Timer information

This section provides information on the timers present in the system.

Header file representation:

```
#define PLATFORM_OVERRIDE_S_EL1_TIMER_GSIV    0x1D
#define PLATFORM_OVERRIDE_NS_EL1_TIMER_GSIV    0x1E
#define PLATFORM_OVERRIDE_NS_EL2_TIMER_GSIV    0x1A
#define PLATFORM_OVERRIDE_VIRTUAL_TIMER_GSIV    0x1B
#define PLATFORM_OVERRIDE_EL2_VIR_TIMER_GSIV    28
#define PLATFORM_OVERRIDE_PLATFORM_TIMER_COUNT 0x2
```

# Chapter 7

## Watchdog timer tests

This chapter describes the parameters for the number of watchdog timer tests, and watchdog information that can be customized.

It contains the following sections:

- [7.1 Number of watchdog timers on page 7-29.](#)
- [7.2 Watchdog information on page 7-30.](#)

## 7.1 Number of watchdog timers

This section provides information on the number of watchdog timers present in the system.

Header file representation:

```
#define PLATFORM_OVERRIDE_WD_TIMER_COUNT 2
```

## 7.2 Watchdog information

This section provides information on the number of watchdog timers present in the system.

The following information about each of the watchdog timers is present on the system:

- Watchdog timer number
- Control base
- Refresh base
- Interrupt number
- Flags

Header file representation:

```
typedef struct {  
    uint64_t wd_ctrl_base;    ///< Watchdog Control Register Frame  
    uint64_t wd_refresh_base; ///< Watchdog Refresh Register Frame  
    uint32_t wd_gsv;         ///< Watchdog Interrupt ID  
    uint32_t wd_flags;  
}WD_INFO_BLOCK;
```

# Chapter 8

## Porting requirements

This chapter provides information on different APIs in PAL, GIC, timer, IOVIRT, PCIe, SMMU, peripheral, DMA, exerciser, miscellaneous.

It contains the following sections:

- [8.1 PAL on page 8-32.](#)
- [8.2 GIC on page 8-33.](#)
- [8.3 Timer on page 8-34.](#)
- [8.4 IOVIRT on page 8-35.](#)
- [8.5 PCIe on page 8-36.](#)
- [8.6 SMMU on page 8-38.](#)
- [8.7 Peripheral on page 8-39.](#)
- [8.8 DMA on page 8-41.](#)
- [8.9 Exerciser on page 8-42.](#)
- [8.10 Miscellaneous on page 8-43.](#)

## 8.1 PAL

This section provides information on different APIs in PAL.

PAL is a C-based, Arm-defined API that you can implement. Each test platform requires a PAL implementation of its own. The bare-metal reference code provides a reference-implementation for a subset of APIs. Additional code must be implemented to match the target SoC implementation under test.

**Table 8-1 PAL**

API name	Function prototype	Implementation
create_info_table	void pal_pe_create_info_table(PE_INFO_TABLE*PeTable);	Yes
call_smc	void pal_pe_call_smc(ARM_SMC_ARGS*args);	Yes
execute_payload	void pal_pe_execute_payload(ARM_SMC_ARGS*args);	Yes
update_elr	void pal_pe_update_elr(void*context, uint64_t offset);	Platform-specific
get_esr	uint64_t pal_pe_get_esr(void*context);	Platform-specific
data_cache_ops_by_va	void pal_pe_data_cache_ops_by_va(uint64_t addr, uint32_t type);	Yes
get_far	uint64_t pal_pe_get_far(void*context);	Platform-specific
install_esr	uint32_t pal_pe_install_esr(uint32_t exception_type, void(*esr)(uint64_t, void*));	Platform-specific

### Note

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.



## 8.2 GIC

This section provides information on different types of APIs in GIC.

The following table is the list of different APIs in GIC:

**Table 8-2 GIC**

API name	Function prototype	Implementation
create_info_table	void pal_gic_create_info_table(GIC_INFO_TABLE*gic_info_table);	Yes
install_isr	uint32_t pal_gic_install_isr(uint32_t int_id, void(*isr)(void));	Platform-specific
end_of_interrupt	uint32_t pal_gic_end_of_interrupt(uint32_t int_id);	Platform-specific
request_irq	uint32_t pal_gic_request_irq(unsigned int irq_num, unsigned int mapped_irq_num, void*isr);	Platform-specific
free_irq	void pal_gic_free_irq(unsigned int irq_num, unsigned int mapped_irq_num);	Platform-specific
request_msi	uint32_t pal_gic_request_msi(uint32_t bdf, uint32_t IntID, uint32_t msi_index, uint32_t*msi_addr, uint32_t*msi_data)	Platform-specific
free_msi	void pal_gic_free_msi(uint32_t bdf, uint32_t IntID, uint32_t msi_index)	Platform-specific
set_intr_trigger	uint32_t pal_gic_set_intr_trigger(uint32_t int_id, INTR_TRIGGER_INFO_TYPE_e trigger_type);	Platform-specific
its_configure	uint32_t pal_gic_its_configure();	Platform-specific
get_max_lpi_id	uint32_t pal_gic_get_max_lpi_id();	Platform-specific

### Note

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## 8.3 Timer

This section provides information on different types of APIs in timer.

The following table is the list of different APIs in timer:

**Table 8-3 Timer**

API name	Function prototype	Implementation
create_info_table	void pal_timer_create_info_table(TIM ER_INFO_TABLE *timer_info_table);	Yes
wd_create_info_table	void pal_wd_create_info_table(WD_INF O_TABLE *wd_table);	Yes

———— **Note** ————

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## 8.4 IOVIRT

This section provides information on different types of APIs in IOVIRT.

The following table is the list of different APIs in IOVIRT:

**Table 8-4 IOVIRT**

API name	Function prototype	Implementation
create_info_table	void pal_iovirt_create_info_table(IOVIRT_INFO_TABLE *iovirt);	Yes
unique_rid_strid_map	uint32_t pal_iovirt_unique_rid_strid_map(uint64_t rc_block);	Yes
check_unique_ctx_initd	uint32_t pal_iovirt_check_unique_ctx_initd(uint64_t smmu_block);	Yes
get_rc_smmu_base	uint64_t pal_iovirt_get_rc_smmu_base(IOVIRT_INFO_TABLE *iovirt, uint32_t rc_seg_num);	Yes

————— **Note** —————

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## 8.5 PCIe

This section provides information on different APIs in PCIe.

The following table is the list of different APIs in PCIe:

**Table 8-5 PCIe**

API name	Function prototype	Implementation
create_info_table	void pal_pcie_create_info_table(PCIE_INFO_TABLE*PcieTable);	Yes
read_cfg	uint32_t pal_pcie_read_cfg(uint32_t bdf, uint32_t offset, uint32_t *data);	Yes
get_msi_vectors	uint32_t pal_get_msi_vectors(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn, PERIPHERAL_VECTOR_LIST**mvector );	Platform-specific
scan_bridge_devices_and_check_memtype	uint32_t pal_pcie_scan_bridge_devices_and_check_memtype (uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Yes
get_pcie_type	uint32_t pal_pcie_get_pcie_type( uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Yes
p2p_support	uint32_t pal_pcie_p2p_support(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Yes
read_ext_cap_word	void pal_pcie_read_ext_cap_word(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn, uint32_t ext_cap_id, uint8_t offset, uint16_t *val);	Yes
multifunction_support	uint32_t pal_pcie_multifunction_support(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Yes
get_bdf_wrapper	uint32_t pal_pcie_get_bdf_wrapper (uint32_t ClassCode, uint32_t StartBdf);	Yes
bdf_to_dev	void *pal_pci_bdf_to_dev(uint32_t bdf);	Yes
read_config_byte	void pal_pci_read_config_byte(uint32_t bdf, uint8_t offset, uint8_t *val);	Yes

Table 8-5 PCIe (continued)

API name	Function prototype	Implementation
write_config_byte	void pal_pci_write_config_byte(uint32_t bdf, uint8_t offset, uint8_t val);	Yes
pal_pcie_ecam_base	uint64_t pal_pcie_ecam_base(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t func)	Yes
pci_cfg_read	uint32_t pal_pci_cfg_read(uint32_t bus, uint32_t dev, uint32_t func, uint32_t offset, uint32_t *value)	Yes
pci_cfg_write	void pal_pci_cfg_write(uint32_t bus, uint32_t dev, uint32_t func, uint32_t offset, uint32_t data)	Yes
program_bar_reg	void pal_pcie_program_bar_reg(uint32_t bus, uint32_t dev, uint32_t func)	Yes
enumerate_device	uint32_t pal_pcie_enumerate_device(uint32_t bus, uint32_t sec_bus)	Yes
get_bdf	uint32_t pal_pcie_get_bdf(uint32_t ClassCode, uint32_t StartBdf)	Yes
increment_bus_dev	uint32_t pal_increment_bus_dev(uint32_t StartBdf)	Yes
get_base	uint64_t pal_pcie_get_base(uint32_t bdf, uint32_t bar_index)	Yes
bdf_to_dev	void *pal_pci_bdf_to_dev(uint32_t bdf)	Yes

**Note**

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## 8.6 SMMU

This section provides information on different APIs in SMMU.

The following table is the list of different APIs in SMMU:

**Table 8-6 SMMU**

API name	Function prototype	Implementation
check_device_iova	uint32_t pal_smmu_check_device_iova(void *port, uint64_t dma_addr);	Platform-specific
device_start_monitor_iova	void pal_smmu_device_start_monitor_iova(void *port);	Platform-specific
device_stop_monitor_iova	void pal_smmu_device_stop_monitor_iova(void *port);	Platform-specific
max_pasids	uint32_t pal_smmu_max_pasids(uint64_t tsmmu_base);	Yes
pa2iova	uint64_t pal_smmu_pa2iova(uint64_t SmmuBase, uint64_t Pa);	Platform-specific
smmu_disable	uint32_t pal_smmu_disable(uint64_t SmmuBase);	Platform-specific
create_info_table	void pal_smmu_create_info_table(SMMU_INFO_TABLE *smmu_info_table);	Yes
create_pasid_entry	uint32_t pal_smmu_create_pasid_entry(uint64_t tsmmu_base, uint32_t pasid);	Platform-specific

### Note

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## 8.7 Peripheral

This section provides information on different APIs in peripheral.

The following table is the list of different APIs in peripheral:

**Table 8-7 Peripheral**

API name	Function prototype	Implementation
create_info_table	void pal_peripheral_create_info_table(PERIPHERAL_INFO_TABLE *per_info_table);	Yes
get_legacy_irq_map	uint32_t pal_pcie_get_legacy_irq_map(uint32_t bus, uint32_t dev, uint32_t fn, PERIPHERAL_IRQ_MAP *irq_map);	Platform-specific
is_device_behind_smmu	uint32_t pal_pcie_is_device_behind_smmu(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Platform-specific
get_root_port_bdf	uint32_t pal_pcie_get_root_port_bdf(uint32_t *seg, uint32_t *bus, uint32_t *dev, uint32_t *func);	Yes
get_device_type	uint32_t pal_pcie_get_device_type(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Yes
get_snoop_bit	uint32_t pal_pcie_get_snoop_bit(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Yes
get_dma_support	uint32_t pal_pcie_get_dma_support(uint32_t bus, uint32_t dev, uint32_t fn);	Platform-specific
is_devicedma_64bit	uint32_t pal_pcie_is_devicedma_64bit(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Platform-specific
get_dma_coherent	uint32_t pal_pcie_get_dma_coherent(uint32_t bus, uint32_t dev, uint32_t fn);	Platform-specific
memory_ioremap	uint64_t pal_memory_ioremap(void *addr, uint32_t size, uint32_t attr);	Platform-specific
memory_unmap	void pal_memory_unmap(void *addr);	Platform-specific
is_pcie	uint32_t pal_peripheral_is_pcie(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	Yes

**Table 8-7 Peripheral (continued)**

API name	Function prototype	Implementation
memory_create_info_table	void pal_memory_create_info_table(ME MORY_INFO_TABLE *memoryInfoTable);	Platform-specific
memory_get_unpopulated_addr	uint64_t pal_memory_get_unpopula ted_addr(uint64_t *addr, uint32_t instance)	Platform-specific

**Note**

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.



## 8.8 DMA

This section provides information on different APIs in DMA.

The following table is the list of different APIs in DMA:

**Table 8-8 DMA**

API name	Function prototype	Implementation
create_info_table	void pal_dma_create_info_table(DMA_I NFO_TABLE*dma_info_table);	Yes
start_from_device	uint32_tpal_dma_start_from_devi ce(void*dma_target_buf, uint32_t length,void *host,void *dev);	Platform-specific
start_to_device	uint32_tpal_dma_start_to_devic e(void*dma_source_buf, uint32_t length, void *host,void *target, uint32_t timeout);	Platform-specific
mem_alloc	uint64_tpal_dma_mem_alloc(void **buffer, uint32_tlength, void *dev, uint32_t flags);	Platform-specific
scsi_get_dma_addr	void pal_dma_scsi_get_dma_addr(void *port, void*dma_addr, uint32_t *dma_len);	Platform-specific
mem_get_attrs	intpal_dma_mem_get_attrs(void *buf, uint32_t*attr, uint32_t *sh)	Platform-specific
dma_mem_free	void pal_dma_mem_free(void *buffer, addr_tmem_dma, unsigned int length, void *port,unsigned int flags);	Platform-specific

### Note

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## 8.9 Exerciser

This section provides information on different APIs in exerciser.

The following table is the list of different APIs in exerciser:

**Table 8-9 Exerciser**

API name	Function prototype	Implementation
pal_exerciser_get_ecsr_base	uint64_tpal_exerciser_get_ecsr_base(uint32_t Bdf,uint32_t BarIndex)	Platform-specific
pal_exerciser_get_pcie_config_offset	uint64_tpal_exerciser_get_pcie_config_offset(uint32_t Bdf)	Platform-specific
pal_exerciser_start_dma_direction	uint32_tpal_exerciser_start_dma_direction(uint64_t Base, EXERCISER_DMA_ATTRDirection)	Platform-specific
pal_exerciser_find_pcie_capability	uint32_tpal_exerciser_find_pcie_capability(uint32_t ID, uint32_t Bdf, uint32_t Value,uint32_t *Offset)	Platform-specific
pal_exerciser_set_param	uint32_tpal_exerciser_set_param(EXERCISER_PARAM_TYPE type, uint64_t value1, uint64_tvalue2, uint32_t bdf);	Platform-specific
pal_exerciser_get_param	uint32_tpal_exerciser_get_param(EXERCISER_PARAM_TYPE type, uint64_t *value1, uint64_t*value2, uint32_t bdf);	Platform-specific
pal_exerciser_set_state	uint32_tpal_exerciser_set_state(EXERCISER_STATEstate, uint64_t *value, uint32_t bdf);	Platform-specific
pal_exerciser_get_state	uint32_tpal_exerciser_get_state(EXERCISER_STATE*state, uint32_t bdf);	Platform-specific
pal_exerciser_ops	uint32_tpal_exerciser_ops(EXERCISER_OPS ops,uint64_t param, uint32_t instance);	Platform-specific
pal_exerciser_get_data	uint32_tpal_exerciser_get_data(EXERCISER_DATA_TYPE type, exerciser_data_t *data, uint32_t bdf, uint64_t ecam);	Platform-specific

### Note

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## 8.10 Miscellaneous

This section provides information on different APIs in miscellaneous.

The following table lists different APIs in miscellaneous:

**Table 8-10 Miscellaneous**

API name	Function prototype	Implementation
pal_mmio_read8	uint8_t pal_mmio_read8(uint64_t addr);	Yes
pal_mmio_read16	uint16_t pal_mmio_read16(uint64_t addr);	Yes
pal_mmio_read	uint32_t pal_mmio_read(uint64_t addr);	Yes
pal_mmio_read64	uint64_t pal_mmio_read64(uint64_t addr);	Yes
pal_mmio_write8	void pal_mmio_write8(uint64_t addr, uint8_t data);	Yes
pal_mmio_write16	void pal_mmio_write16(uint64_t addr, uint16_t data);	Yes
pal_mmio_write	void pal_mmio_write(uint64_t addr, uint32_t data);	Yes
pal_mmio_write64	void pal_mmio_write64(uint64_t addr, uint64_t data);	Yes
pal_print	void pal_print(char8_t *string, uint64_t data);	Platform-specific
pal_print_raw	void pal_print_raw(uint64_t addr, char *string, uint64_t data);	Yes
pal_mem_free	void pal_mem_free(void *buffer);	Platform-specific
pal_mem_compare	int pal_mem_compare(void *src, void *dest, uint32_t len);	Yes
pal_mem_set	void pal_mem_set(void *buf, uint32_t size, uint8_t value);	Yes
pal_mem_allocate_shared	void pal_mem_allocate_shared(uint32_t num_pe, uint32_t sizeofentry);	Yes
pal_mem_get_shared_addr	uint64_t pal_mem_get_shared_addr(void);	Yes
pal_mem_free_shared	void pal_mem_free_shared(void);	Yes
pal_mem_alloc	void *pal_mem_alloc(uint32_t size);	Platform-specific

Table 8-10 Miscellaneous (continued)

API name	Function prototype	Implementation
pal_mem_alloc_coherent	void *pal_mem_alloc_coherent(uint32_t bdf, uint32_t size, void **pa);	Platform-specific
pal_mem_free_coherent	void pal_mem_free_coherent(uint32_t bdf, unsigned int size, void *va, void *pa);	Platform-specific
pal_mem_virt_to_phys	void *pal_mem_virt_to_phys(void *va);	Platform-specific
pal_strncmp	uint32_t pal_strncmp(char8_t *str1, char8_t *str2, uint32_t len);	Yes
pal_memcpy	void *pal_memcpy(void *dest_buffer, void *src_buffer, uint32_t len);	Yes
pal_time_delay_ms	uint64_t pal_time_delay_ms(uint64_t time_ms);	Platform-specific
page_size	uint32_t pal_mem_page_size();	Platform-specific
alloc_pages	void *pal_mem_alloc_pages (uint32_t NumPages);	Platform-specific
free_pages	void pal_mem_free_pages (void *PageBase, uint32_t NumPages);	Platform-specific

**Note**

The following describes the implementation type for this API:

1. Yes: This indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file.
2. Platform-specific: You must implement all the APIs that are marked as platform-specific.

## Chapter 9

# SBSA ACS flow

This chapter provides an overview on the SBSA ACS flow diagram, and SBSA test example flow.

It contains the following sections:

- [9.1 SBSA ACS flow diagram on page 9-46.](#)
- [9.2 SBSA test example flow on page 9-47.](#)

## 9.1 SBSA ACS flow diagram

This chapter provides information on the SBSA ACS flow diagram.

The following flow diagram shows the sequence of events starting from initialization of devices, initialization of SBSA test data structures and test case execution:




Figure 9-1 SBSA flow diagram

## 9.2 SBSA test example flow

This section shows the flow of a typical SBSA test.

This flow chart is for a test that checks MSI support of a PCIe device.

If the device is MSI enabled, the flag is set to MSI\_ENABLED by the PAL layer. The test checks whether the device is of type endpoint and then checks whether the flags are set to MSI\_ENABLED.




Figure 9-2 SBSA example flow diagram

# Appendix A

## Revisions

This section describes the technical changes made in this book.

It contains the following section:

- [A.1 Revisions on page Appx-A-49](#).



## A.1 Revisions

**Table A-1 Issue A**

Change	Location
First release.	-