Assignment 5 - Phase II

Name - Zubair Nadaph Ankit Taskar Group no. - 4 Due Date - 11/16/2017

## **Objective**

This lab is based on developing a VHDL code for a 4-bit Central Processing Unit and test a certain instruction sets. VHDL code for individual components were developed and burnt onto Cyclone IV FPGA DE2-115 Development kit. A bunch of different instruction sets were tried and tested and the desired output was obtained.

# <u>List of Components Used</u>

- DE2 115 Development Board
- Quartus II CAD Tool
- DE2 115 Parallel Cable for FPGA
- Board Power Supply
- DE2 115 user manual
- Tutorials

### **Experimental Approach**

Using VHDL, the code was developed for 4-bit CPU. The opcode for the 4 bit CPU is 15 bit (using flexibility with code of ALU), this is further divided into one 7 bits and a byte in order to segregate instruction from direct data and RAM address<sup>[1]</sup>. One byte is reserved for direct data and RAM address. Another 7 bits consist of instruction which is given to the instruction register, hence every operation is synchronous with clock. The output of instruction register are given as a mode selector to the ALU, select line for MUX and read/write to the scratchpad RAM<sup>[1]</sup>. The inputs to the MUX are the direct data and the value from given RAM address, the output of the multiplexer is connected to the ALU. By this selecting the mode through the instruction register, all the desired results are found. The ALU is connected to the Accumulator in order to update the result of operation with clock, which is then connected to the BCD - 7-segment decoder. The output of the accumulator is also provided back to the ALU, scratchpad RAM and 'program counter<sup>[1]</sup>. The outputs of PC are also connected to 7-segment display through BCD. For the jump instructions 3 additional switches were required for JMPZ, JIFZ and JIFN instructions. The following was implemented using VHDL.

#### **VHDL Code**

\_-- Code for combining all the components

```
|library ieee;
use ieee.std_logic_1164.all;
⊟entity cpu is

□port(sw : in std_logic_vector(17 downto 0);

key: in std_logic_vector(3 downto 0);

hex0 : out std_logic_vector(0 to 6);

hex1 : out std_logic_vector(0 to 6);

hex2 : out std_logic_vector(0 to 6);

hex3 : out std_logic_vector(0 to 6);

hex4 : out std_logic_vector(0 to 6);

hex5 : out std_logic_vector(0 to 6);

hex6 : out std_logic_vector(0 to 6);

hex7 : out std_logic_vector(0 to 6);

ledg : out std_logic_vector(0 to 6);

ledg : out std_logic_vector(7 downto 0);

end cpu;
   end cpu;
 □architecture behavior of cpu is
 COMPONENT debounce
                      GENERIC ( bouncetime : INTEGER := 50000);
PORT ( CLK, RST, sw : IN STD_LOGIC;
outp, invoutp : OUT STD_LOGIC );
 END COMPONENT;
 -
                    pmprered atu
port(data1, data2: in std_logic_vector(3 downto 0); --data1=A and data2=B
    dataout: out std_logic_vector(3 downto 0);
    mode: in std_logic_vector(4 downto 0));
              end component;
 上日日
             component numdisp
  port(c: in std_logic_vector(3 downto 0);
      display: out std_logic_vector(0 to 6));
ond_component
              end component;
  component RAMFinal
             component RAMFinal
port(address: in std_logic_vector(3 downto 0);
    ReadWrite: in std_logic;
    dataIn:in std_logic_vector(3 downto 0);
    dataOut: out std_logic_vector(3 downto 0));
end component;
 end component;
             component program_counter
port(clk, arst: in std_logic;
    jmps: in std_logic_vector(2 downto 0);
    datain: in std_logic_vector(3 downto 0);
    dataout: out std_logic_vector(3 downto 0));
end component;
 component hex_ff
port(clock, reset : in std_logic;
    datain : in std_logic_vector (5 downto 0);
    dataout: out std_logic_vector (5 downto 0));
end component;
          component octa_ff
port(clock, reset : in std_logic;
   datain : in std_logic_vector (7 downto 0);
   dataout: out std_logic_vector (7 downto 0));
 -00-
          end component;
          component mux
port(data1, data2: in std_logic_vector(3 downto 0);
    switch: in std_logic;
    dataout: out std_logic_vector(3 downto 0));
end component;
   signal pq, rs, mu, acc, ramout, alo: std_logic_vector(3 downto 0);
signal mn: std_logic_vector(6 downto 0);
signal py: std_logic_vector(2 downto 0);
signal clk1: std_logic;
signal inst, instout, accout, oddout, accin: std_logic_vector(7 downto 0);
```

### -- Code for Program Counter

### -- Code for Number Display

#### -- Code for Multiplexer

### -- Code for Octa Flip Flop

```
use ieee.std_logic_1164.all, ieee.numeric_std.all;
  -- this component is replicate of general octa-d flip flop which is also use as accumulator
☐ entity octa_ff is ☐ port(clock, reset : in std_logic; datain : in unsigned (7 downto 0); dataout: out unsigned (7 downto 0));
end octa_ff;
□architecture behavior of octa_ff is
⊟begin
          process(clock)
variable dataout_v: unsigned(7 downto 0);
          begin
                  if (reset='0') then
  dataout <= "00000000"; -- asynchronous reset
elsif rising_edge(clock) then</pre>
自占
                      dataout <= datain;
                  end if;
               --dataout <= dataout_v;</pre>
          end process;
  end behavior;
```


#### -- Code for RAM

```
Library ieee;
  use ieee std_logic_1164.all;
 use jeee. std_logic_unsigned.all;
 use ieee.numeric_std.all;
⊟entity RAMFinal is
Dport(address: in std_logic_vector(3 downto 0);
    ReadWrite: in std_logic;
    dataIn:in std_logic_vector(3 downto 0);
         dataOut: out std_logic_vector(3 downto 0)
 );
end entity RAMFinal;
                                                            -- Declaring Basic Ports
□Architecture behavior of RAMFinal is
  type memory is array (15 downto 0) of std_logic_vector (3 downto 0);
  signal memory_type: memory;
 signal AddressOut:integer range 0 to 100;
□begin
iprocess( address, dataIn, ReadWrite)
  begin
         AddressOut<= conv_integer(address); -- indexing the elements of array if(ReadWrite = '1') then
白
         dataOut <= memory_type(AddressOut); --storing data to given address
elsif (ReadWrite<= '0') then</pre>
占
占
            memory_type(AddressOut) <= DataIn; -- retrieving the stored Data.</pre>
         else
             dataout <= "0000";
                                               -- Default
 end if:
end process;
end behavior;
 -- End of Architecture.
```

# -- Code for Debounce

```
□|module debounce(
CLK,
RST,
        SW,
        outp,
        invoutp);
  parameter bouncetime = 50000;
parameter clkwidth = $clog2(bouncetime);
  input CLK;
input RST;
   input sw;
output reg outp;
output reg invoutp;
  reg [(clkwidth-1):0] count;
reg lsw; //last switch state
   always@(posedge CLK or negedge RST)
□ begin
             if(RST==0) begin
   count <= bouncetime;
end</pre>
else begin
lsw<=sw;
if(lsw != sw) begin
  count <= bouncetime;
end</pre>
                  else
                  if (count == 0) begin
  outp <= sw;
  invoutp <= ~sw;
end</pre>
                  else begin
count <= count - 1;
end;
                  end
占
             end
  end
   endmodule
```

#### Results



μ	Run the Foli	owing Program	
Instruction	ACC Disp.	PC Disp.	Notes
LDI 7	7	2.	-
STORE 3	7	4.	
LDI 6	6	6.	
LOAD 3	7	8.	
ANDI 3	3	A	
JIFN	3	C	l ar-
ADD 3	A	E	
NOP	A	0	
IMP	A	0	Constract
LDI 15	F	2	
IFN	F	0	,,,

Fig 1. Executed Instruction Sets.

!!! PUT THESE RESULTS IN THE REPORT!!!

While developing the code a few changes were done to the previously designed circuit in lab four. The accumulator was given an inverted clock as it was observed that accumulator got update with rising edge of clock and since, the clock were given through lsb of program counter it required 3 pulses to get rising edge for accumulator. Inversion of lsb provided the rising edge in just two clock cycles. Also, the RAM address and the direct data to the multiplier were given using an octa flip-flop as it was observed that the opcode needs to be updated simultaneously with data and address. Lastly, the FPGA wasn't debounced properly causing it miss a pulse or two. As a result, a

debounce code had to be implemented which was avoided in phase I of this lab. As one incorrect operation ment that all the instructions had to been to done from start.

#### Conclusion

The code developed was successful in generating the desired result for the given instruction set. All the instruction sets required two clock cycles. We tried playing around with different instructions and the desired output was obtained. Thus, the system was successfully designed and implemented.

FTQs Zubair Nadaph

Byte 0		Byte 1				
М	MUX	W'	CN	S	DB	RAM
1	1	1	0	0000	0100	1101

The above instruction based on the design of ALU component (no CN was used) would result in inversion of data present at the given RAM address (1101).

#### **Ankit Taskar**

Byte 0		Byte 1				
М	MUX	W'	CN	S	DB	RAM
1	0	0	0	0000	0110	1001

The above instruction would cause the value of DB to be inverted.

# <u>Reference</u>

[1] ADSD Lab Report 4