

CSE460: VLSI Design


Lab Assignment 2

Ahmad Zubair

ID: 19101147

Sec: 09

1.



Present state	Next state		Output
	W=0	W=1	
$y_2 y_1$	$y_2 y_1$	$y_2 y_1$	z
A 00	00	01	0
B 01	00	10	0
C 10	00	10	1

In the timing diagram the output is high during t_4 and the input is high during t_2 and t_3 . We get output 1 for the input pattern 11 in the state diagram. Hence, the output during t_4 is high.

In t_2 , t_3 and t_4 the input is high i.e. the input pattern is 111. We get output 1 for the pattern 111 from the state diagram. As a result, the output during t_5 is high.

The input during t_8 and t_9 is high. As, the state diagram accepts the pattern 11, the output during t_{10} is high.

Again, the state diagram accepts the input pattern 111. As a result, ~~is~~ ^{the} output is high during t_{11} because of t_8 , t_9 and t_{10} and the output is high during t_{12} because of t_9 , t_{10} and t_{11} .

Quartus II - G:/altera/81/Projects/Lab2/problem1_19101147/problem1_19101147 - problem1_19101147.v

File Edit View Project Assignments Processing Tools Window Help

problem1_19101147

Project Navigator

Files

- problem1_19101147.v
- problem1_19101147.vwf

Design Units

Tasks

Flow: Compilation

Task	Time
Compile Design	00:00:17
Analysis & Synthesis	00:00:02
Filter (Place & Route)	00:00:07
Assembler (Generate programming files)	00:00:05
Classic Timing Analysis	00:00:01
EDA Netlist Writer	00:00:02
Program Device (Open Programmer)	

problem1_19101147.v

```

1 module problem1_19101147 (clock, resetn, w, z);
2
3   input clock, resetn, w;
4   output z;
5
6   reg [2:1] y, Y;
7   parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
8
9   // define the next state combinational circuit
10  always @ (w, y)
11  begin
12      case (y)
13          A: if (w) Y = B;
14             else Y = A;
15          B: if (w) Y = C;
16             else Y = A;
17          C: if (w) Y = C;
18             else Y = A;
19          default: Y = 2'bxx;
20      endcase
21  end
22
23 // define the sequential block
24 always @ (negedge resetn, posedge clock)
25 if (resetn == 0) y <= A;
26 else y <= Y;
27
28 // define output
29 assign z = (y == C);
30 endmodule

```

System Processing Extra Info Info Warning Critical Warning Error Suppressed Flag

Message:

For Help, press F1

Type here to search

Ln 1, Col 1

2:31 PM 12/8/2021

Quartus II - G:/altera/81/Projects/Lab2/problem1_19101147/problem1_19101147 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

problem1_19101147

Project Navigator

Files

- problem1_19101147.v
- problem1_19101147.vwf

Design Units

Tasks

Flow: Compilation

Task	Time
Compile Design	00:00:09
Analysis & Synthesis	00:00:01
Filter (Place & Route)	00:00:04
Assembler (Generate programming files)	00:00:02
Classic Timing Analysis	00:00:01
EDA Netlist Writer	00:00:01
Program Device (Open Programmer)	

problem1_19101147.v

Compilation Report - Flow Summary

Flow Summary

Flow Status	Successful - Wed Dec 08 14:31:19 2021
Quartus II Version	8.1 Build 163 10/26/2008 SJ Web Edition
Revision Name	problem1_19101147
Top-level Entity Name	problem1_19101147
Family	Stratix II
Met timing requirements	Yes
Logic utilization	< 1%
Combinational ALUTs	1 / 12,480 (< 1%)
Dedicated logic registers	2 / 12,480 (< 1%)
Total registers	2
Total pins	4 / 343 (1%)
Total virtual pins	0
Total block memory bits	0 / 419,328 (0%)
DSP block 9-bit elements	0 / 96 (0%)
Total PLLs	0 / 6 (0%)
Total DLLs	0 / 2 (0%)
Device	EP2K10K10-3
Timing Models	Final

System Processing [68] Extra Info [59] Info [59] Warning [9] Critical Warning Error Suppressed [7] Flag

Message: 0 of 193

For Help, press F1

Type here to search

2:31 PM 12/8/2021

Quartus II - G:/altera/01/Projects/Lab2/problem1_19101147/problem1_19101147 - problem1_19101147 - (Simulation Report - Simulation Waveforms)

File Edit View Project Assignments Processing Tools Window Help

problem1_19101147

problem1_19101147.v

Simulation Report - Simulation Waveforms

Simulation mode: Functional

Master Time Bar: 19.05 ns Pointer: 263 ps Interval: -18.78 ns Start: 150.0 ns End: 180.0 ns

Name	Value at 19.05 ns
clock	A 0
reseth	A 1
w	A 1
z	A 0

Task List

Task ID	Time
✓ [+] Complete Design	00:00:09
✓ [+] Analysis & Synthesis	00:00:01
✓ [+] Filter (Place & Route)	00:00:04
✓ [+] Assembler (Generate programming files)	00:00:02
✓ [+] Classic Timing Analysis	00:00:01
✓ [+] EDA Netlist Writer	00:00:01
Program Device (Open Programmer)	

Message Log

System (6) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag


Message: 0 of 16

For Help, press F1

Type here to search

2:32 PM 12/8/2021

2.



Present state	Next state			Output		
	$W=00$	$W=01$	$W=10$	$W=00$	$W=01$	$W=10$
$y_2 y_1$	$y_2 y_1$	$y_2 y_1$	$y_2 y_1$	z	z	z
A 00	00	01	11	0	0	0
B 01	01	10	00	0	0	1
C 10	10	11	00	0	0	1
D 11	11	00	00	0	0	1

From the state diagram, we can see to get output 1 we need inputs 01 and 10. In the timing diagram we got inputs 01 and 10 in t_2 and t_3 respectively. As a result, we got output 1 in t_3 .

The output is high during t_6 also. In t_5 and t_6 , the inputs are 10 and 01. From the state diagram we can see that to get output 1 the input combination 10 and 01 is also acceptable.



from the state diagram, we can see the ~~outer~~ input combination 10 and 10 is acceptable to get output 1. And in the timing diagram the inputs are 10 and 10 in t_8 and t_9 . As a result, we got output high in t_9 .



From the state diagram, we can see the change is required when the input is 5 i.e. when we ~~grow~~^{go} from state C to state A and when the input is 6 i.e. when we ~~grow~~^{go} from state D to A for input, $w=10$.


We set $c=0$ when we ~~grow~~^{go} from state C to A and $c=0$ when we go from state D to A for input $w=10$.

We don't care about other cases. So, we can use don't care for other cases. However, $c=1$ has been used in the verilog code ~~is~~ instead. In the timing diagram wherever there is $c=3$, that means there is no change required.


Again, in the timing diagram we see there is $c=1$ sometimes. That is when the input is the 6. And sometimes c is 0. That's when the input is equal to the 5.







3.





Present state	Next state		Output
	w=0	w=1	
$y_3 y_2 y_1$	$y_3 y_2 y_1$	$y_3 y_2 y_1$	z
A 000	001	100	0
B 001	101	010	0
C 010	000	011	0
D 011	001	100	1
E 100	010	101	0
G 101	011	000	0

In the timing diagram input is high during t_5 and t_6 and in t_4 there is 0. So the pattern is 011 where there are even number of ones. From the state diagram, we see the pattern 011 gives us output 1. As a result, the output is high during t_7 .

From t_{10} to t_{12} the input pattern is 101. In the state diagram we get output 1 for the pattern 101. Hence, the output during t_{13} is high.

The inputs during t_{13} , t_{14} and t_{15} are 011. From the state diagram we get output 1 for the input pattern 011 as the number of ones is even. That's why ~~input data~~ output during t_{16} is high.



Quartus II - G:/altera/01/Projects/Lab2/problem3_19101147/problem3_19101147 - problem3_19101147 - [Simulation Report - Simulation Waveforms]

File Edit View Project Assignments Processing Tools Window Help

problem3_19101147

problem3_19101147.v

Simulation Report - Simulation Waveforms

Simulation mode: Functional

Master Time Bar: 19.7 ns Pointer: 3.36 ns Interval: -16.34 ns Start: End

0 ps 20.0 ns 40.0 ns 60.0 ns 80.0 ns 100.0 ns 120.0 ns 140.0 ns 160.0 ns 180.0 ns

19.7 ns

clock A 0
resetsn A 1
w A 0
z A 0

Task G Time

- ✓ Complete Design 00:00:09
- ✓ Analysis & Synthesis 00:00:01
- ✓ Filter (Place & Route) 00:00:04
- ✓ Assemble (Generate programming files) 00:00:02
- ✓ Classic Timing Analysis 00:00:01
- ✓ EDA Netlist Writer 00:00:01
- Program Device (Open Programmer)

Message: 0 of 16

For Help, press F1

Type here to search

2:37 PM 12/8/2021