
CSE460: VLSI Design

Lab Assignment 3

Ahmad Zubair

ID: 19101147

Sec: 09



Logic expression = A'B' + B'D' + A'C + BD

Bits	Value	dutput	Timestamp
ABCD	1001	O	So we
ABCD	1011	0	110 ms
ABCD	0011	1	30 ms
ABO	1000	1	80 ns

The value at 90 ms is low(0)


The value at 30 ms is high(1)
as
1.1+1.0+0.0.0+1.1+0.1
=1

there is a little delay during the output. However, during 90 and 110 ns the delay is too much when the output is low.

(Other of some is lower)


1010.0101110.1110





O H C 7 0 4402

Type here to search



2

 $f(A,B,e,D,E) = \sum (0,4,5,8,9,12,15,$ 21,22,29,30); don't care 7


Input Pin	A	C	D	E	B'	B	Data Input
to	0	0	0	0	O	8	
Į,	0	0	0	1	1	9	B
1 ₂	0	0	1	0	2	10	0
t ₃	0	0	1	1	3	11	6
±4	0	1	0	0	4	12	
15	0	1	0	1	5	13	B'
+	0	1	1	0	8	19	100110 200 -11
1	0	491	1	de	7	15	Boy
ts	1	0	0	0	16	24	0
The In	1	0	0	1	17	25	du our of the
土10	1	0	1	0	18	26	0
I.1	1	0	1	1	19	27	all out as tugis
1 1 1 2 1	01	1	20	0	120	28	140
						29	The Ha
T13		100	0	200	21	10	Con I am tugen
I14	1	1	1	0	22	30	
I 15	1	1	1	ì	23	31	0
	1888	1200	ATT WATER	195			STATE OF THE PARTY

Selector Bits	Try	out-	Output	Timestamp
ACDE	B	B'	62 43	
0000	0	1		ons
0001	0	1	0	10 85
0101	0	1		50 ms
0111	0	1		70 ms
1101	1	Ó		290 85
1110	1	0	1	300 ms
			4,5	

At ons when ACDE is 0000, data input is I and we get output I.


At 10 ns when ACDE is 0001, data input is B. We get output 0 as, B=0.

At. 50 ns when ARDE is 0101, data input is B'. and we get output I as B=0.



O 🗐 🙋 🦐 👩 🗯

^ ■ (f; 0)) 11:36 AM □



3.		exped dola oldeta h
	timestamp	all output les marches
	around 54 ns	essection of many
-	around 61 ms	E
	around 81 ns	
	20 101 pmoss	state Carreil
	around 121 ms	Branch all wal
	around 141 ms	ATA LAND DAY
	around 161 ns	lugluo 9 pro and lugl
	around 181 ms	0
	around 201 ms	7
	around 221 ns	
	asound 241 ms	A CONTRACTOR OF THE PROPERTY O
	around 261 ms	
	around 281 ns	
	around 301 ns	-
	around 321 ms	fil of the part
	around 341 ms	he territorian and

A suitable clock frequency has been chosen so that the simulation takes place for a minimum of two counting eycles.

From the timing diagram we can see three are some delay. We don't see any output after starting the simulation. We need to turn the reset button ON and then turn it off to see results. At around 51 ns we get of the first output le. F. Then at 361 ms we get F for the second-line. we get the first E at around 61 ms and the first D at around 81 ms. So, we can see it takes 70 rs for a number to change.

E Dsch2 - D\Export dsch2\problem3,19101147.sch

