
CSE460: VLSI Design

Lab Assignment 4

Ahmad Zubair

ID: 19101147

Sec: 09



Area =
$$W \times L$$

= $5 \times 8 \times 6 \times 8 \times$
= $40 \times 48 \times^2$
= $1920 \times^2$

From Microwind,

Area = WxL

= dx X dy

= 151 x x 90 x

= 13590 x²

So, we can see, the area we got from Microwind is way bigger than the theoretical one.

For the equation, (A+B+c)D

For the combination, A=0, B=0, C=1, D=0

Y=1

In the timing diagram at around Ins,
we see A=0, B=0, C=1, D=0 and Y=1.

We see A=0, B=0, C=1, D=0 and Y=1.


For the combination, A=1, B=0, C=0, D=1

Y=0

The timing diagram at around 2,5 ns,
whe see A=1, B=0, C=0, D=1 and Y=0.


We see A=1, B=0, C=0, D=1 and Y=0.

So, the circuit is working correctly.





2. 3-irput NAND, ABC



so, we can see, the theoretical area is way smaller than the practical one we got from Microwind.

For the equation, ABC

For the combination, A=1, B=1, C=1

Y=0

In the timing diagram at around

2 ms, A=1, B=1, C=1 and Y=0


For the combination, A=1, B=1, C=0


Y=1

In the tiving diagram at around

3 ns, A=1, B=1, C=0 and Y=1.

So, the circuit is working correctly.





From Microwind,

Area = WXL

= dx x dy

= 391x x 206 x

= 80516 x²

By simplifying the circuit we get, y = DC + (D+C)x = B(D+C) + B(D+C)

For the imput combination, B=1, c=0, D=0

the output, x=1, y=1

In the timing diagram, at around

4 ng, B=1, c=0, D=0 and

x=1, y=1

For the input combination, B=0, C=1, D=0

the output combination, x=1, y=0

The the lining diagram, at

around 6nd, B=D, C=1, D=0 and

