

# **CSE460: VLSI Design**

Lab Assignment 3

Ahmad Zubair

ID: 19101147

Sec: 09

1.

AB \ CD	00	01	11	10
00	1	0	1	1
01	1	d	d	0
11	d	d	1	0
10	1	1	0	1

∴ Logic expression =  $A'B' + B'D' + AC'D' + A'C + BD$

Bits	Value	Output	Timestamp
ABCD	1001	0	90 ns
ABCD	1011	0	110 ns
ABCD	0011	1	30 ns
ABCD	1000	1	80 ns

The value at 90 ns is low(0)

as,

$$0.1 + 1.0 + 1.1.0 + 0.0 + 0.1 = 0$$



The value at 30 ns is high(1)

as

$$1.1 + 1.0 + 0.0 + 0.0 + 1.1 + 0.1$$

$$= 1$$

There is a little delay during the output. However, during 90 and 110 ns the delay is too much when the output is low.



2.

$$f(A, B, C, D, E) = \sum (0, 4, 5, 8, 9, 12, 15, 21, 22, 29, 30); \text{ don't care } 7$$

Input Pin	A	C	D	E	B'	B	Data Input
I <sub>0</sub>	0	0	0	0	0	8	1
I <sub>1</sub>	0	0	0	1	1	9	B
I <sub>2</sub>	0	0	1	0	2	10	0
I <sub>3</sub>	0	0	1	1	3	11	0
I <sub>4</sub>	0	1	0	0	4	12	1
I <sub>5</sub>	0	1	0	1	5	13	B'
I <sub>6</sub>	0	1	1	0	6	14	0
I <sub>7</sub>	0	1	1	1	7	15	B or 1
I <sub>8</sub>	1	0	0	0	16	24	0
I <sub>9</sub>	1	0	0	1	17	25	0
I <sub>10</sub>	1	0	1	0	18	26	0
I <sub>11</sub>	1	0	1	1	19	27	0
I <sub>12</sub>	1	1	0	0	20	28	0
I <sub>13</sub>	1	1	0	1	21	29	1
I <sub>14</sub>	1	1	1	0	22	30	1
I <sub>15</sub>	1	1	1	1	23	31	0





Selector Bits	Input Bits		Output	Timestamp
A C D E	B	B'		
0 0 0 0	0	1	1	0 ns
0 0 0 1	0	1	0	10 ns
0 1 0 1	0	1	1	50 ns
0 1 1 1	0	1	1	70 ns
1 1 0 1	1	0	1	290 ns
1 1 1 0	1	0	1	300 ns

At 0 ns when ACDE is 0000, data input is 1 and we get output 1.

At 10 ns when ACDE is 0001, data input is B. We get output 0 as,  $B = 0$ .

At 50 ns when ACDE is 0101, data input is B'. and we get output 1 as  $B = 0$ .



3.

Timestamp      Output

around 54 ns

F

around 61 ns

E

around 81 ns

D

around 101 ns

C

around 121 ns

B

around 141 ns

A

around 161 ns

9

around 181 ns

8

around 201 ns

7

around 221 ns

6

around 241 ns

5

around 261 ns

4

around 281 ns

3

around 301 ns

2

around 321 ns

1

around 341 ns

0



A suitable clock frequency has been chosen so that the simulation takes place for a minimum of two counting cycles.

From the timing diagram we can see there are some delay. We don't see any output after starting the simulation. We need to turn the reset button ON and then turn it OFF to see results. At around 51 ns we get the first output i.e. F. Then at 361 ns we get F for the second time. we get the first E at around 61 ns and the first D at around 81 ns. So, we can see it takes 20 ns for a number to change.

