CS 223-4

#### **DIGITAL DESIGN**

LAB 2

## PRELIMINARY REPORT




ZÜBEYİR BODUR


21702382

Spring 2020


# 1. 1-Bit Full Adder



## 2. 1-Bit Full Substractor



## 3. 2-Bit Full Adder



#### 4. System Verilog Modules

```
// Behavorial module for one bit full adder
module oneBitFullAdder(input logic a, b, c_in,
             output logic c_out, sum
  ):
  assign sum = \sima & \simb & c_in | \sima & b & \simc_in
                    | a \& \sim b \& \sim c_in
                    | a & b & c_in;
  assign c_out = b & c_in | a & b | a & c_in;
endmodule
// Behavorial module for one bit full substractor
//
module oneBitFullSubstractor(input logic a, b, b_in,
                output logic b_out, dif
);
  assign dif = \sima & \simb & b_in | \sima & b & \simb_in
                    | a & ~b & ~b in
                    | a & b & b in;
  assign b_out = b \& b_in | \sim a \& b | \sim a \& b_in;
endmodule
// Structural module for one bit full adder
module fullAdder(input logic a, b, c_in,
          output logic c_out, sum
  );
   oneBitFullAdder adder(a, b, c_in, c_out, sum);
endmodule
// Structural module for one bit full substractor
module fullSubs(input logic a, b, b_in,
          output logic b_out, dif
  );
  oneBitFullSubstractor subs(a, b, b_in, b_out, dif);
endmodule
```

#### 5. Testbenches

```
module testAdder();
  logic a, b, c_in, c_out, sum;
  oneBitFullAdder test( a, b, c_in, c_out, sum);
  initial begin
    a = 0; b = 0; c_in = 0; #10;
    repeat(2) begin
      repeat(2) begin
        repeat(2) begin
           c_{in} = \sim c_{in}; #10;
        end
        b = \sim b; #10;
       end
       a = \sim a; #10;
    end
  $stop;
  end
endmodule
module testFullAdder();
  logic a, b, c_in, c_out, sum;
  fullAdder test( a, b, c_in, c_out, sum);
  initial begin
    a = 0; b = 0; c_in = 0; #10;
    repeat(2) begin
      repeat(2) begin
        repeat(2) begin
           c_{in} = \sim c_{in}; #10;
        end
        b = \sim b; #10;
       end
       a = \sim a; #10;
    end
  $stop;
  end
endmodule
```

```
module testFullSubstractor();
 logic a, b, b_in, dif, b_out;
 fullSubs test( a, b, b_in, b_out, dif);
 initial begin
    a = 0; b = 0; b_in = 0; #10;
    repeat(2) begin
      repeat(2) begin
        repeat(2) begin
          b_{in} = -b_{in}; #10;
        end
        b = \sim b; #10;
      end
      a = \sim a; #10;
    end
  $stop;
  end
endmodule
module testTwoBitAdder();
 logic a_1, a_0, b_1, b_0, c_in, c_out, sum_1, sum_0;
 TwoBitAdder test( a_1, a_0, b_1, b_0, c_in, c_out, sum_1, sum_0 );
 initial begin
    a_1 = 0; a_0 = 0; b_1 = 0; b_0 = 0; c_{in} = 0; #10;
    repeat(2) begin
      repeat(2) begin
        repeat(2) begin
          repeat(2) begin
            repeat(2) begin
               b_0 = -b_0; #10;
            end
            b_1 = -b_1; #10;
          end
          a_0 = -a_0; #10;
         end
         a_1 = -a_1; #10;
       end
       c in = \simc in; #10;
    end
  $stop;
  end
endmodule
```