CS 223-4

LAB-4

## PRELIMINARY REPORT




ZÜBEYİR BODUR

21702382

Spring 2020

# 1. Module for Synchronously Resettable D-Flip Flop

## 2. Schematic for Multifunction Register



# 3. Modules for Multifunction Register & Clock Divider

```
always_ff @( posedge clk, posedge rst) begin
         if (rst == 1)
              count <= 32'b0;
         else if (count >= divider - 1)
              count <= 32'b0;
         else
              count <= count + 1;</pre>
     end
     always_ff @(posedge clk, posedge rst) begin
         if (rst == 1)
               clk_prime <= 32'b0;
         else if (divider != 0 && count == divider - 1)
              clk_prime <= ~clk_prime;
         else
              clk_prime <= clk_prime;</pre>
     end
endmodule
// Module for multifunction register
module multifunctionRegister(input logic [1:0]sel, [3:0]in, clk, rst, shr_in, shl_in,
output logic [3:0]q
);
logic clk_prime;
clkDivider divide( clk, rst, clk_prime);
always_ff @(posedge clk_prime, posedge rst)
    if (rst) q \le 4'b0;
     else begin
         case(sel)
              2'b00: q \le q;
              2'b01: q \le in;
              2'b10:
              begin
                   q \le q >> 1;
                   q[3] \le shr_in;
              end
              2'b11:
```

## 4. Testbench for Multifunction Register

```
module testMultiRegister();
     logic [1:0]sel;
     logic [3:0]in;
     logic clk, rst, shr_in, shl_in;
     logic [3:0]q;
     multifunctionRegister test( sel, in, clk, rst, shr_in, shl_in, q);
     initial begin
          sel = 2'b0; in = 4'b0; clk = 0; rst = 1; shr_in = 0; shl_in = 0; #1;
          rst = 0;
          repeat(2) begin
               repeat(2) begin
                    repeat(2) begin
                          repeat(2) begin
                               repeat(2) begin
                                    repeat(2) begin
                                         repeat(2) begin
                                              repeat(2) begin
                                                    repeat(2) begin
                                                         clk = \sim clk; #20;
                                                    end
                                                    shr_in = \sim shr_in; #20;
                                               end
                                               shl_in = \sim shl_in; #20;
                                         end
                                         in[0] = \sim in[0]; #20;
                                    end
                                    in[1] = \sim in[1]; #20;
                               in[2] = \sim in[2]; #20;
                          end
                          in[3] = \sim in[3]; #20;
                    end
                    sel[0] = \sim sel[0]; #20;
               end
               sel[1] = \sim sel[1]; #20;
```

Zübeyir Bodur

end \$stop; end endmodule