CS 223-4

LAB-5

PRELIMINARY REPORT



ZÜBEYİR BODUR


21702382

Spring 2020

1. Number of Flip-Flops

3 flip-flops are required for this FSM. Since we will have 8 states, we will have 3-bits (S_2 S_1 and S_0) to represent those states. To build a 3-bit register, 3 flip-flops will be needed.

2. State Transition Diagram



SA/SB: SA/SB sensor indicates TRUE SA'/SB': SA/SB sensor indicates FALSE

3. Binary Encodings

State	S_2	S_1	S_0
S0	0	0	0
S1	0	0	1
S2	0	1	0
S3	0	1	1
S4	1	0	0
S5	1	0	1
S6	1	1	0

S7	1	1	1

State Encodings

Output	LX ₂	LX_1	LX_0
Red	1	0	0
Yellow	1	1	0
Green	1	1	1

Output Encodings. Since LA and LB's encodings would be the same, LX is used to represent both LA and LB.

4. State Transition Table

Current State	SA	SB	Next State
S0	0	X	S1
S0	1	X	S0
S1	X	X	S2
S2	X	X	S3
S3	X	X	S4
S4	X	0	S5
S4	X	1	S4
S5	X	X	\$6
S6	X	X	S7
S7	X	X	S0

In this table, don't cares are used where a states goes to the same state after the clock edge, regardless of the input.

Current State		Inputs		Next State			
S_2	S_1	S_0	SA	SB	S'2	S' ₂ S' ₁	
0	0	0	0	X	0	0	1
0	0	0	1	X	0	0	0
0	0	1	X	X	0	1	0
0	1	0	X	X	0	1	1
0	1	1	X	X	1	0	0
1	0	0	X	0	1	0	1
1	0	0	X	1	1	0	0
1	0	1	X	X	1	1	0
1	1	0	X	X	1	1	1
1	1	1	X	X	0	0	0

State transition table with encodings

5. Output Table

State	LA	LB	
S0	Green	Red	
S1	Yellow	Red	
S2	Red	Red	
S3	Red	Yellow	
S4	Red	Green	
S5	Red	Yellow	
S6	Red	Red	

S7	Yellow	Red

State			Output					
S_2	S ₁	S_0	LA ₂	LA ₁	LA ₀	LB ₂	LB ₁	LB_0
0	0	0	1	1	1	1	0	0
0	0	1	1	1	0	1	0	0
0	1	0	1	0	0	1	0	0
0	1	1	1	0	0	1	1	0
1	0	0	1	0	0	1	1	1
1	0	1	1	0	0	1	1	0
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	1	0	0

Output table with encodings

6. Boolean Equations

For next state logic, equations are;

$$S'_{2} = \overline{S}_{2}S_{1}S_{0} + S_{2}\overline{S}_{1} + S_{2}S_{1}\overline{S}_{0}$$

$$S'_{1} = \overline{S}_{1}S_{0} + S_{1}\overline{S}_{0} = S_{1} \oplus S_{0}$$

$$S'_{0} = \overline{S}_{2}\overline{S}_{1}\overline{S}_{0}\overline{S}\overline{A} + \overline{S}_{2}S_{1}\overline{S}_{0} + S_{2}\overline{S}_{1}\overline{S}_{0}\overline{S}\overline{B} + S_{2}S_{1}\overline{S}_{0}$$

And for the output logic, equations are;

$$LA_{2} = 1$$

$$LA_{1} = \overline{S_{2}}\overline{S_{1}} + S_{2}S_{1}S_{0}$$

$$LB_{1} = S_{2}\overline{S_{1}} + \overline{S_{2}}S_{1}S_{0}$$

$$LB_{0} = S_{2}\overline{S_{1}}\overline{S_{0}}$$

$$LB_{0} = S_{2}\overline{S_{1}}\overline{S_{0}}$$

7. System Verilog Module for the FSM

```
// Next state logic of the traffic light controller
module nextStateLogic(
                           input logic s a, s b,
                            input logic [2:0]s,
                            output logic [2:0]n s
);
   logic [2:0] mint 2;
   logic [3:0] mint 0;
   and and1 ( mint 2[0], \sim s[2], s[1], s[0] );
   and and2 ( mint 2[1], s[2], \sim s[1] );
   and and 3( mint 2[2], s[2], s[1], \sim s[0] );
   or or1( n s[2], mint 2[0], mint 2[1], mint 2[2]);
   xor xor1(n_s[1], s[1], s[0]);
   and and 4 ( mint 0[0], \sim s[2], \sim s[1], \sim s[0], \sim s a );
   and and5( mint 0[1], \sim s[2], s[1], \sim s[0]);
   and and6( mint 0[2], s[2], \sim s[1], \sim s[0], \sim s b);
   and and 7 ( mint 0[3], s[2], s[1], \sim s[0] );
   or or2(n s[0], mint 0[0], mint 0[1], mint 0[2], mint 0[3]);
endmodule
// Output logic of the traffic light controller
module outputLogic (input logic [2:0]s,
                      output logic [2:0]1 a, 1 b
);
   and and ( l_a[2], 1);
   or or1 (la[1], ~s[2] & ~s[1], s[2] & s[1] & s[0]);
   and and 2 ( 1 a[0], \sim s[2], \sim s[1], \sim s[0]);
   and and 3 ( 1 b[2], 1);
   or or2
             (1 b[1], s[2] \& \sim s[1], \sim s[2] \& s[1] \& s[0]);
   and and4 ( 1 b[0], s[2], \sim s[1], \sim s[0]);
endmodule
```

```
// Module for clock divider to reduce CLK frequency from 100 Mhz
// to 0.5 Hz
module clkDivider( input logic[31:0] divider,
                   input logic clk, rst,
                   output logic clk prime
);
   logic [31:0]count = 32'b0;
   always ff @( posedge clk, posedge rst) begin
                                        count <= 32'b0;
      if (rst == 1)
      else if ( count >= divider - 1)      count <= 32'b0;</pre>
                                          count <= count + 1;</pre>
      else
   end
   always ff @(posedge clk, posedge rst) begin
      if (rst == 1)
                                   clk prime <= 32'b0;</pre>
      else if (count == divider - 1) clk prime <= ~clk prime;
      else
                                       clk prime <= clk prime;</pre>
   end
endmodule
// Module for the FSM
module trafficLightController( input logic s_a, s_b, clk, rst,
                                output logic [2:0]1 a, 1 b
   );
      logic[2:0]s;
      logic[2:0]n s;
      logic[31:0]divider = 32'b101111101011110000100000000;
      Logic clk prime;
      nextStateLogic nextState(s a, s b, s, n s);
      clkDivider divide(divider, clk, rst, clk prime);
      always ff@ (posedge clk prime, posedge rst) begin
          if (rst) s <= 3'b0;
          else s \le n s;
      outputLogic out(s, l a, l b);
endmodule
```

8. Testbench for the FSM

```
module testTrafficLightController();
   logic s_a, s_b, clk, rst;
   logic [2:0]1 a;
   logic [2:0]1 b;
   trafficLightController test( s_a, s_b, clk, rst, l_a, l_b);
   initial begin
      s_a = 0; s_b = 0; clk = 0; rst = 1; #1; rst = 0;
      repeat (2) begin
         repeat (2) begin
             repeat (2) begin
               clk = \sim clk; #10;
             s_b = ~s_b; #10;
         end
         s a = ~s a; #10;
      end
      $stop;
   end
endmodule
```