Zübeyir Bodur 20.10.2019


21702382

CS-223-02


Lab-02

# **PRELIMINARY WORK**

# 1. 1-Bit Full-Adder & Subtractor



Schematic for 1-bit full-adder



Schematic for 1-bit full-subtractor

Inputs			Full Adder		Full Subtractor	
Α	В	Cin / Bin	Sum	Carry	Diff.	Borrow
0	0	0	0	0	0	0
0	0	1	1	0	1	1
0	1	0	1	0	1	1
0	1	1	0	1	0	1
1	0	0	1	0	1	0
1	0	1	0	1	0	0
1	1	0	0	1	0	0
1	1	1	1	1	1	1


Truth Tables for 1-bit full-adder & subtractor.

By using K-Maps, we can write down the boolean equations for sum, carry-out, diff and borrow-out.


Sum = 
$$A'B'C + A'BC' + ABC + AB'C'$$
  $C_{out} = BC + AB + AC$ 

Diff = 
$$A'B'B_{in} + A'BB_{in}' + ABB_{in} + AB'B_{in}'$$
  $B_{out} = BB_{in} + A'B + A'B_{in}$ 

## 2. 2-Bit Full-Adder & Subtractor



Above, is the simple version of 2-bit full adder schematic, made from 1-bit full adders.



Simple version of 2-bit full subtractor schematic, made from 1-bit full subtractors.

# 3. SystemVerilog Modules for 1-Bit Full-Adder & Subtractor

### 3.1. Dataflow SystemVerilog Modules

```
module oneBitFullAdder( input logic a,b, c_in,
output logic sum, c_out

);
assign sum = ~a & ~b & c_in | ~a & b & ~c_in
| a & ~b & ~c_in
| a & b & c_in;
| assign c_out = b & c_in | a & b | a & c_in;
| oendmodule
```

Dataflow SystemVerilog module for 1-Bit full-adder

Dataflow SystemVerilog module for 1-Bit full-subtractor

## 3.2. Structural SystemVerilog Modules

```
45 → module inv(input logic a,
46 | output logic y
47 | );
48 | assign y = ~a;
49 ← endmodule
50 |
```

Structural SystemVerilog modules for 2-Bit full-adder & subtractor

```
51 - module fullAdder( input logic a, b, c_in,
52
                     output logic sum, c_out
53 ;
      );
54
       logic notA, notB, notC in;
       logic prol, pro2, pro3, pro4, pro5, pro6, pro7;
55
       inv invl( a, notA);
56
57
       inv inv2( b, notB);
58 ;
       inv inv3( c in, notC in);
       and3 and3of1( notA, notB, c_in, prol);
59
60 :
       and3 and3of2( notA, b, notC_in, pro2);
61
       and3 and3of3( a, notB, notC in, pro3);
       and3 and3of4( a, b, c_in, pro4);
62
       and2 and2of1( b, c_in, pro5);
63
64
       and2 and2of2( a, b, pro6);
65
       and2 and2of3( a, c in, pro7);
       or4 or4of1( prol, pro2, pro3, pro4, sum);
66
       or3 or3of1( pro5, pro6, pro7, c out);
68 endmodule
```

#### Structural SystemVerilog module for 1-Bit full-adder

```
70 module fullSubstractor(input logic a, b, b_in,
71
                     output logic dif, b_out
72
       );
73 :
       logic notA, notB, notB in;
74
       logic prol, pro2, pro3, pro4, pro5, pro6, pro7;
75 !
        inv invl( a, notA);
76
       inv inv2( b, notB);
77
       inv inv3( b_in, notB_in);
       and3 and3of1( notA, notB, b_in, prol);
78 ;
79
       and3 and3of2( notA, b, notB_in, pro2);
80 :
       and3 and3of3( a, notB, notB_in, pro3);
81
       and3 and3of4( a, b, b_in, pro4);
       and2 and2of1( b, b_in, pro5);
82 :
83
       and2 and2of2( notA, b, pro6);
84
       and2 and2of3( notA, b_in, pro7);
        or4 or4of1( prol, pro2, pro3, pro4, dif);
85 :
86 or3 or3ofl( pro5, pro6, pro7, b_out);
87 endmodule
```

Structural SystemVerilog module for 1-Bit full-subtractor

#### 3.3. Testbench for 1-Bit Full-Adder & Subtractor

```
3  module testbenchl();
4 logic a, b, c_in, sum, c_out;
5 fullAdder test( a, b, c_in, s
        fullAdder test( a, b, c_in, sum, c_out);
6 \dot{\ominus} initial begin
 7 :
            a = 0; b = 0; c_in = 0; #10;
            c in = 1; #10;
            b = 1; c in = 0; $10;
10
           c_in = 1; #10;
            a = 1; b = 0; c in = 0; #10;
11 :
12
            c_in = 1; #10;
13
            b = 1; c_in = 0; #10;
14
            c_in = 1; #10;
15 A end
16 @ endmodule
```

Testbench for full-adder

```
18 
module testbench2();
    logic a, b, b_in, dif, b_out;
fullSubs test(a, b, b_in, dif, b_out);
initial begin
22
           a = 0; b = 0; b_in = 0; #10;
23
           b_in = 1; #10;
24
          b = 1; b_in = 0; #10;
25
          b_in = 1; #10;
26
           a = 1; b = 0; b in = 0; #10;
27
          b_in = 1; #10;
28 :
          b = 1; b in = 0; #10;
29
            b_in = 1; #10;
30 🖨 end
31 endmodule
```

Testbench for full-subtractor

# 4. SystemVerilog Modules for 2-Bit Full-Adder & Subtractor

```
3 module TwoBitAdder(input logic a_1, b_1, c_in , a_2, b_2,
                     output logic sum_1, c_out, sum_2
 5 ¦
       logic mid;
       fullAdder adderl( a_1, b_1, c_in, sum_1, mid);
      fullAdder adder2( a_2, b_2, mid, sum_2, c_out);
 8
9 @ endmodule
10
11 module TwoBitSubtractor (input logic a_1, b_1, b_in , a_2, b_2,
12 output logic dif 1, b out, dif 2
       );
13 '
14
       logic mid;
15
       fullAdder adder1( a_1, b_1, b_in, dif_1, mid);
       fullAdder adder2( a_2, b_2, mid, dif_2, b_out);
17 endmodule
```

#### Structural SystemVerilog for 2-Bit full-adder & subtractor

```
33 module testbench3();
34 logic a_1, b_1, a_2, b_2, sum_1, sum_2, c_out;
       logic dif_1, dif_2, b_out;
     TwoBitAdder test1( a_1, b_1, 0, a_2, b_2, sum_1, c_out, sum_2);
      TwoBitSubstractor test2( a_1, b_1, 0, a_2, b_2, sum_1, c_out, sum_2);
      initial begin
38 ⊖
39
          a_1 = 0; b_1 = 0; a_2 = 0; b_2 = 0; #20; // 0000
40
          b_2 = 1; #20;
                                              // 0001
41 :
          a_2 = 1; b_2 = 0; #20;
                                               // 0010
          b_1 = 1; a_2 = 0; $20;
42
                                              // 0100
                                              // 1000
43
          a_1 = 1; b_1 = 0; #20;
44
          b 1 = 1; #20;
                                              // 1100
45
                                               // 1010
          a_2 = 1; b_1 = 0; #20;
                                              // 1001
          b_2 = 1; a_2 = 0; #20;
47
          a 1 = 0; a 2 = 1; #20;
                                              // 0011
         a 2 = 0; b 1 = 1; #20;
                                              // 0101
          b_2 = 0; a_2 = 1; #20;
49
                                              // 0110
                                              // 0111
50 !
          b 2 = 1; #20;
         b_1 = 0; a_1 = 1; $20;
51
                                              // 1011
                                              // 1101
52
          a_2 = 0; b_1 = 0; #20;
          b_2 = 0; a_2 = 1; #20;
b_2 = 1: #20:
53
                                              // 1110
54
           b_2 = 1; #20;
                                              // 1111
55 (-) end
56 endmodule
```

Testbench for both modules, only when b in and c in are 0