BILKENT UNIVERSITY COMPUTER ENGINEERING DEPT.

CS223 LAB 2 SECTION 4

LAB REPORT




ZÜBEYİR BODUR 21702382


1. Circuit Schematics

For all IC's, their pin number for GND is 7 and for Vcc(+5V) is 14. Proper pin numbers are drawn on top of each port.


a) 1 bit Full Adder



b) 2 bit Full Adder



This design can be represented in a single black box:



2. SystemVerilog Modules & Testbenches

a) Dataflow - 1 bit Full Adder

```
module adder1D(input logic a, b, c in,
               output logic s, c out
);
  assign s = a ^ b ^ c in;
  assign c_out = a & b | a & c_in | b & c_in;
endmodule
module testadder1D();
  logic c in, c out;
  logic a, b, s;
  integer i, j, k;
  adder1D uut(.a(a),
          .b(b),
          .c in(c in),
          .s(s),
          .c out(c out)
          );
  initial begin
     a <= 0;
     b <= 0;
     c in <= 0;
     for(i = 0; i < 2; i = i + 1) begin
       for (j = 0; j < 2; j = j + 1) begin
          for (k = 0; k < 2; k = k + 1) begin
             #10 c in <= c in + 1;
          end
          b \le b + 1;
       end
       a \le a + 1;
     end
  end
endmodule
```

b) Structural - 1 bit Full Adder

```
module adder1S( input logic a, b, c in,
                output logic s, c out
            );
  logic a xor b, a and b, c in and axorb;
  xor2 xor 1(a xor b, a, b);
  xor2 xor 2(s, a xor b, c in);
  and2 and 1(a and b, a, b);
  and2 and 2(c in and axorb, c in, a xor b);
  or2 or (c out, a and b, c in and axorb);
endmodule
module testadder1S();
  logic c_in, c_out;
  logic a, b, s;
  integer i, j, k;
  adder1S uut(.a(a),
               .b(b),
               .c in(c in),
               .s(s),
               .c out(c out)
  initial begin
     a <= 0;
     b <= 0;
     c in <= 0;
     for(i = 0; i < 2; i = i + 1) begin
        for (j = 0; j < 2; j = j + 1) begin
          for (k = 0; k < 2; k = k + 1) begin
             #10 c in <= c in + 1;
          end
          b \le b + 1;
        a \le a + 1;
     end
  end
endmodule
```

c) Structural - 2 bit Full Adder

```
module adder2S(
                  input logic[1:0] a, b,
                  input logic c in,
                  output logic[1:0] s,
                  output logic c out
);
  logic c in 1;
  adder1D zerothbit(a[0], b[0], c in,
                                             s[0],
c in 1);
  adder1D firstbit(a[1], b[1], c in 1, s[1],
c out);
endmodule
module testadder2S();
  logic c in, c out;
  logic[1:0] a, b, s;
  integer i, j;
  adder2S uut(.a(a),
               .b(b),
               .c in(c in),
               .s(s),
               .c out(c out)
               );
  initial begin
     a <= 0;
     b <= 0;
     c in \ll 0;
     for (i = 0; i < 4; i = i + 1) begin
       for (j = 0; j < 4; j = j + 1) begin
          #10 b \le b + 1;
       end
       a \le a + 1;
     end
  end
endmodule
```