CS 223-2

LAB-5

PRELIMINARY REPORT



ZÜBEYİR BODUR

21702382

Trainer No: 22

Auxilary SystemVerilog Modules

```
always ff @(posedge clk) begin
         // If downcounting has reached 0 or the value is manually loaded
         // reset the timer
         if (load | overflow) downcount <= M - 1;
         // If the timer is enabled, start downcounting
         else if (enable) downcount <= downcount - 1;
    end
    always_ff @(posedge clk) begin
         // Output an overflow flag when downcounting has ended
         if (downcount == 0) overflow = 1;
         else overflow = 0;
    end
endmodule
module counter(input logic clk, load, enable, [31:0]numOfCounts,
                  output logic overflow, [31:0]count
    );
    always ff @(posedge clk) begin
         // If downcounting has reached numOfCounts or the value is manually
loaded
         // reset the counter
         if (load | overflow) count <= 0;
         // If the counter is enabled, start counting
         else if (enable) count <= count + 1;
    end
    always ff @(posedge clk) begin
         // Output an overflow flag when counting has ended
```

```
logic[31:0]M = 2000000;
logic[31:0]numOfCount = 50;

timer T20ms(clk, load, enable, M, tc_20ms);
counter Cmaster(tc_20ms, load, enable, numOfCount, overflowFlag, dummyCount);
```

```
always_ff@(posedge tc_20ms, negedge enable) begin
  if (!enable) masterLed <= 0;
  else if (overflowFlag) masterLed <= ~masterLed;
  else masterLed <= masterLed;
end</pre>
```

```
logic[31:0]M = 2000000;
logic[31:0]numOfCount = 25;

timer T20ms(clk, load, enable, M, tc_20ms);
counter Cslave(tc_20ms, load, enable, numOfCount, overflowFlag, dummyCount);

always_ff@(posedge tc_20ms, negedge enable) begin
    if (!enable) slaveLed <= 0;
    else if (overflowFlag) slaveLed <= ~slaveLed;
    else slaveLed <= slaveLed;
end
endmodule</pre>
```

SystemVerilog code for master_slave Module

```
module master_slave( input logic clk, master_switch, slave_switch, enable_m, enable_s, rst,

output logic master_mode_led, slave_mode_led,

master_led, slave_led,

s0, s1, s2, s3, s4, s5, s6, dp, [3:0]an

);

logic overflowFlag_master;

logic overflowFlag_slave;

assign master_mode_led = master_switch | ~master_switch & ~slave_switch & enable_m;

assign slave_mode_led = ~master_switch & slave_switch | ~master_switch & ~slave_switch & ~slave_s
```

```
master_process master(clk, rst, master_mode_led, master_led,
                             overflowFlag_master);
    slave_process slave(clk, rst, slave_mode_led, slave_led, overflowFlag_slave);
    logic [15:0] count master, count slave;
    register reg_master(master_mode_led, overflowFlag_master, rst |
                         ~master_mode_led, count_master + 1, count_master);
    register reg_slave(slave_mode_led, overflowFlag_slave, rst | ~slave_mode_led,
                         count_slave + 1, count_slave);
    logic [15:0]count;
    always comb begin
         if (master_mode_led & ~slave_mode_led) begin
              count <= count_master;</pre>
         end
         else if (~master mode led & slave mode led) begin
              count <= count slave;</pre>
         end
         else count <= 0;
    end
    SevSeg_4digit display(clk, count[3:0], count[7:4], count[11:8], count[15:12], s0,
                           s1, s2, s3, s4, s5, s6, dp, an);
endmodule
```

Testbench for master_slave Module

```
// Testbench for the master slave module
module master_slaveTest();
    logic clk, master_switch, slave_switch, enable_m, enable_s, rst,
                             master_mode_led, slave_mode_led, master_led,
                              slave led, s0, s1, s2, s3, s4, s5, s6, dp;
    logic [3:0]an;
    master_slave modeUUT( clk, master_switch, slave_switch, enable_m, enable_s,
                              rst, master_mode_led, slave_mode_led, master_led,
                              slave_led, s0, s1, s2, s3, s4, s5, s6, dp, an);
    initial begin
         clk = 0; master switch = 0; slave switch = 0; enable m = 0; enable s = 0;
rst = 0; #1;
         repeat(2) begin
              repeat(2) begin
                   repeat(250) begin
                        clk = ~clk; #1;
                   end
                   master_switch = ~master_switch; #1;
              end
              slave_switch = ~slave_switch; #1;
         end
    $stop;
    end
endmodule
```