

# Effect of Bump Height on the Strain Variation During the Thermal Cycling Test of ACA Flip-Chip Joints

Kuntjoro Pinardi, Zonghe Lai, *Member, IEEE*, Dietmar Vogel, Yi Lan Kang, Johan Liu, *Senior Member, IEEE*, Sheng Liu, *Associate Member, IEEE*, Ralf Haug, and Magnus Willander, *Member, IEEE*

**Abstract**—Flip-chip joining using anisotropically conductive adhesive (ACA) has become a very attractive technique for electronics packaging. Many factors can influence the reliability of the ACA flip-chip joint. Bump height, is one of these factors. In this work, the strain development during the thermal cycling test of flip-chip joining with different bump heights was studied. The effect of bump height is significant in the interface between the bumps and the pads. Bigger volume area of high strain is found for higher bump in the interface between the bumps and the pads. Our calculations show that there is practically no effect of the bump height on the strain variation in the bumps and in the pads.

**Index Terms**—Anisotropically conductive adhesive, finite element, strains, stresses.

## I. INTRODUCTION

FLIP-CHIP joining using anisotropically conductive adhesive has attracted much interest for reasons of ultra-fine and low-cost capability [1]–[5]. One important issue whether this interconnection technology is suitable to be used in a volume production depends on the reliability of joints. Many factors can affect reliability such as the joint strength and the external environment. Sufficient bonding pressure and suitable design of the ACA assembly configurations will improve the mechanical contact between the bonded elements [3]. Efforts to reduce the external degradative effect on ACA joints include the selection of bonding materials based on their thermal, mechanical and electrical properties, for example using materials with small dif-

ferences in coefficient of thermal expansion (CTE) [4], [5]. For ACA joining, the bumps and pads are made of hard materials such as Ni or Cu. The bumps and the pads are very strong mechanically that they can not easily be deformed by the external stresses found in their service environments. The interface between the bump and pad will play an important role in determining the juncture of the ACA joint and the joint strength. Therefore it is possible that the volume of adhesive in the joint will be one of the effects to influence the interconnection reliability. To study the effect of the adhesive volume in the structure indirectly Lai *et al.* [1] have investigated the effect of bump height. Their experiments indicated that for joints with rigid substrate an excessively high bump could induce poor reliability. This work studied whether the reason for the poor reliability of ACA flip-chip joints on FR4 rigid substrate is due to the effect of bump height on strain variation during the thermal cycling test.

## II. SAMPLE DESCRIPTION

The finite element (FEM) analysis is based on the test chip shown in Fig. 1. The dimension of the chips was  $7.5 \times 7.5$  mm, the bump size was  $100 \mu\text{m}$  in diameter and the pitch was  $450 \mu\text{m}$ . four different values of bump height are used, which are:  $4 \mu\text{m}$ ,  $20 \mu\text{m}$ ,  $40 \mu\text{m}$  and  $70 \mu\text{m}$ . The chip configuration is shown in Fig. 1.

The FE procedure is evaluated in two-dimensional plane strain idealization. The FE structure is given in Fig. 2 by assuming the thickness of the ACA layers between the bumps and the substrate pads is  $3 \mu\text{m}$ . The FE is performed for half of the structure due to the symmetry in the geometry. The simulations are performed for a thermal load of a cyclic temperature change between  $-40^\circ\text{C}$  and  $125^\circ\text{C}$  with 15 min hold time and 1.5 min ramp time.

The material properties are for all the materials except ACA film is given in Table I. The mechanical properties of ACA film is based on the measurements performed described in [6] (Detailed experimental results will be published). They have studied the mechanical properties of ACA films for different relative humidity values and for different temperatures. Note that the CTE of ACA film used in the simulation is  $50 < \text{CTE} < 80$  (ppm). The typical curve of load  $F(N)$  vs. deformation  $\Delta L$  (mm) (at  $60^\circ\text{C}$ ,  $0.02/\text{min}$  · strain rate, for three different relative humidity (RH) values) is shown in Fig. 3(a). The stress-strain curve at room condition for different temperatures is given in Fig. 3(b).

Fig. 3(a) shows the influence of the relative humidity on the mechanical properties of ACF tested with same strain rate and

Manuscript received October 28, 1999; revised January 31, 2000. This paper was presented at PEP 99, The Second IEEE International Symposium on Polymeric Electronics Packaging, Gothenberg, Sweden, October 24–28, 1999. This work was supported by R. Bosch, Germany, the IVF Solderless Flip-Chip Consortium member companies, and the National Swedish Board for Industrial and Technical Development within the Sino-Swedish bilateral research Program on “Characterization and Development on Novel Interconnecting Materials for Electronics Packaging.” This work was recommended for publication by Editor J. Liu upon evaluation of the reviewers’ comments.

K. Pinardi and M. Willander are with the Physical Electronics and Photonics Department, Chalmers University of Technology, Göteborg 412 96, Sweden.

Z. Lai is with the Division of Electronics Production, Department of Production Engineering, Chalmers University of Technology, Göteborg 412 96, Sweden. He is also with the IVF-The Swedish Institute of Production Engineering Research, Mölndal 431 53, Sweden.

J. Liu is with the Division of Electronics Production, Department of Production Engineering, Chalmers University of Technology, Göteborg 412 96, Sweden.

D. Vogel is with the Fraunhofer-Institut für Zuverlässigkeit und Mikrointegration (IZM), Berlin, Germany.

Y. L. Kang is with the Department of Mechanics, Tianjing University, China. S. Liu is with the Electronic Packaging Laboratory, Wayne State University, Detroit, MI 48202 USA.

R. Haug is with the Robert Bosch GmbH, Stuttgart, Germany. Publisher Item Identifier S 1521-3331(00)04144-1.




Fig. 1. Test chip.




Fig. 2. Schematic picture of flip chip package used in stress analysis.

TABLE I  
MATERIAL PROPERTIES AT ROOM TEMPERATURE

Material	Young's Modulus (GPa)	CTE ppm/°C	Poisson's ratio
Silicon	131	2.8	0.28
Ni	199.5	14	0.3
Cu	129.5	17	0.3
FR4 in plane	20	18	0.15
Out of plane	3	40	0.15

same temperature 60 °C. It shows that the mechanical strength increases as RH decreases. Shown in Fig. 3(b) the Young's Modulus decreases as the temperature increases.

### III. NUMERICAL RESULTS

Fig. 4 shows the Von Mises stress distribution for the flip chip structure when the temperature load is at  $T = -40^\circ\text{C}$ . The maximum value of the Von Mises stress is located at the outmost joints (shown by MX in the picture). The same results are also obtained for the same structure when the temperature load is at  $T = 125^\circ\text{C}$  that the maximum value of the Von Misses stress is found at the outmost joint.

Fig. 5 shows the strain fields at the outmost joint when  $T = 125^\circ\text{C}$  distribution for case of 20  $\mu\text{m}$  bump height. The top figure is the strain  $\varepsilon_{xx}$ , the middle figure is the strain  $\varepsilon_{yy}$  and




Fig. 3. (a) Load versus deformation curves at 60 °C, 0.02/min. strain rate, for three different relative humidity values. (b) The stress-strain curve at room condition for three different temperatures.




Fig. 4. Von Mises stress distribution for the flip chip package at  $T = -40^\circ\text{C}$ . The stress unit is MPa.

the bottom figure is the shear strain  $\varepsilon_{xy}$ . The contours are chosen between  $-0.02$  to  $0.02$  for the pattern boxes given in the figure and the strain is more than  $0.02$  if the color is black. We use the same contours for all the strain figures. Figs. 6 and 7 show the same figure as Fig. 5 but for case of 4  $\mu\text{m}$  bump height and 40  $\mu\text{m}$ , respectively.

The main features of the simulations are as follows.

- 1) The strain distribution in the joint is not symmetric and the maximum strain  $\varepsilon_{xx}$  is located in the adhesive layer. The value of the strain for the outmost joints at A is higher than the strain located at B (A and B are shown in Fig. 5).
- 2) Strain  $\varepsilon_{xx}$  in the bumps and in the pads are in the same order of magnitude, the strain (xx is between  $-0.004$  and  $0.004$  in these area.
- 3) Shear strain  $\varepsilon_{xy}$  is very high (more than  $0.02$ ) in the adhesive area and in the PCB substrate and is very small (less than  $0.001$ ) in the pad and in the bump. Figs. 6 and 7 show the same figure as Fig. 5 but for case of 4  $\mu\text{m}$  bump height and 40  $\mu\text{m}$  respectively. The effect of bump height can be seen in the strain changes in the interface between the bumps and the pads. The volume fraction covered by high strain value (shown by black contours) is more for higher bump. The effect is significant for the stress and the strain distributions in the  $y$  and in the shear directions. The effect of the bump height could not be found in the bumps and in the pads.
- 4) All the figures show that the maximum strains are located at the interfaces in the adhesive area or in the PCB substrate. This large strain is due to the CTE mismatch of the Silicon die and the composite substrate. The deformation of the bump is negligible.




Fig. 5. Strain distribution at the outmost bump for case of 20  $\mu\text{m}$  bump height. Top: strain  $\varepsilon_{xx}$ . Middle: strain  $\varepsilon_{yy}$ . Bottom: shear strain  $\varepsilon_{xy}$ .




Fig. 6. Strain distribution for case of 4  $\mu\text{m}$  bump height. Top: strain  $\varepsilon_{xx}$ . Middle: strain  $\varepsilon_{yy}$ . Bottom: shear strain  $\varepsilon_{xy}$ .




Fig. 7. Same as Fig. 5 but for the case of 40  $\mu\text{m}$  bump height.

#### IV. THERMAL STRAIN MEASUREMENT OF ACA JOINT

A MicroDAC—a deformation measurement method based on correlation algorithms—was applied to local deformation mea-




Fig. 8. Thermal strain measured by MicroDAC.

surements on the IC structures. In-plane surface strain fields of components under thermo-mechanical load are determined from optical and electron optical micrographs. Speckle photographic basics are used to extend in-plane deformation measurement. The high resolution of scanning electron microscopes allows measuring local strain fields inside such small structures of characteristic size of 50  $\mu\text{m}$  and less. A correlation-based image-processing algorithm is then applied to determine a set of local pattern displacements between two object states, and finally whole displacement fields are measured. The software is able to track local structures with a subpixel accuracy of approximately 10 nm.

Fig. 8 shows the strain fields measured by MicroDAC for one ACA joint heated from room temperature to 116  $^{\circ}\text{C}$ . The strain fields is for the second bump from right side (note that the measurement is performed for different test chip other than test chip shown in Fig. 1). The general situation for this joint is that there is no essential shear in the field of measurement and strain  $\varepsilon_{xx}$  and  $\varepsilon_{yy}$  increase toward the polymer substrate.

In addition, a relatively high strain  $\varepsilon_{xx}$  is localized in the interface between bump and the pad. The measurements indicate that: global thermal mismatch between board and silicon is not transferred in a high shear at the outermost bump interconnects.

## V. DISCUSSION AND CONCLUSIONS

Our calculations and the experiments show that the strain is highest for the outmost joint. The experiments indicate that the dominant strain is in the normal direction. Our measurements give relative high strain (0.003) in the  $x$  direction in the pads region, which is not found in the calculations. Strain  $\varepsilon_{xx}$  is localized in the interface between the bumps and the pads. Relatively low value shear strain ( $<0.001$ ) is measured in the outmost joints. The effect of bump height is significant only in the interface between the bumps and the pads. Bigger volume area of high strain is found for higher bump. There is practically no effect of the bump height on the strain changes in the bumps and in the pads. The effect of bump height is different for ACA joints than for solder joints. For solder joints increasing the bump height (stand-off) will increase the fatigue life of joints because a high bump can relax the shear stresses in the corner regions of the solder [7]. However, this is not the case for ACA flip-chip joints. We have shown here that the effect of the bump height in ACA joints will only be limited to the interface area between the bump and the pad. Therefore bump height is not a controlling factor for the ACA joints reliability. However Lai *et al.* [1] showed that for ACA joints with rigid substrates, an excessively high bump (bump height of 70  $\mu\text{m}$ ) could induce poor reliability. The reliability problems of having high bump can occur since excessively high bump can easily cause a porous structure in the ACA layers [1]. Both measurement and simulation indicate that the strain is highest for the outmost joint and the normal strain  $\varepsilon_{xx}$  and  $\varepsilon_{yy}$  are in the same order of magnitude. Compare to the experiments our calculations show high shear strain in the bump and in the pad. The reason for uncoincident may come from both measurement accuracy and ACA parameters used in our calculations. Further work is necessary to include some features that are not included at present such as: 1) Effect of particle size and particle distributions on the strains and stresses variation and 2) effect of the planarity of the substrate, bumps, and pads.

## ACKNOWLEDGMENT

The authors would like to thank Dr. Kristiansen for useful comments and suggestions.

## REFERENCES

- [1] Z. Lai, R. Lai, K. Persson, and J. Liu, "Effect of bump height on the reliability of ACA flip-chip joining with FR4 rigid and polyimide flexible substrate," *J. Electron. Manufact.*, vol. 8, no. 3, 4, pp. 1–8, 1998.
- [2] J. Liu, "An overview of advances of conductive adhesive joining technology in electronics applications," *Mater. Technol.*, vol. 10, pp. 247–252, 1995.

- [3] I. Watanabe and K. Takemura, "Anisotropic conductive adhesive films for flip-chip interconnection," in *Conductive Adhesives for Electronics Packaging*, J. Liu, Ed. London, U.K.: Electrochemical Publications Ltd., 1998.
- [4] M.-J. Yim, K. W. Paik, Y. K. Kim, and H. N. Hwang, "A study on the electrical conduction mechanism of anisotropically conductive film (ACF) for LCD packaging applications," in *Advances in Electronic Packaging*, New York: EEP, 1997, vol. 19-1, pp. 65–72.
- [5] M.-J. Yim, Y.-D. Jeon, and K.-W. Paik, "Electroless Ni bumped flip chip interconnections on an organic substrate using anisotropic conductive adhesives films (ACAs/ACF's)," in *Extended Abstract in IMAPS Workshop on Flip Chip Technology*. Atlanta, GA: IMAPS, Mar. 1999.
- [6] J. Liu, Y. L. Kang, S. Liu, and J. Liu, private communication.
- [7] J. H. Lau and Y.-H. Pao, *Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies*. New York: McGraw-Hill, 1997.

**Kuntjoro Pinardi** received the M.Sc. degree in electrical engineering from Delft University of Technology, Delft, The Netherlands, in 1994.

He worked with IMEC, Leuven, Belgium, from 1994 to 1997, doing research on stresses and strains of semiconductor devices. He is currently doing research on finite element modeling of different electronic packages.

**Zonghe Lai** (M'97) received the Ph.D. degree in materials science from Chalmers University of Technology, Mölndal, Sweden.

He joined IVF, Mölndal, in 1994, where he works on flip-chip assembly and chip on board. His current research interest concentrates on the reliability and the failure mechanism of flip-chip adhesive joints and the bondability of wire bonding, especially the microstructure analysis of materials using scanning electron microscopy (SEM), transmission electron microscopy (TEM), and other surface analysis instruments. He is currently working part time at Division of Electronics Production, Chalmers University of Technology.

**Dietmar Vogel** received the Ph.D. degree in physics from the University St. Petersburg, Russia, in 1980.

He joined the Institute of Mechanics Chemnitz in 1983. Since 1993, he has been working with the Fraunhofer Institute for Reliability and Microintegration (IZM), Berlin, Germany. His work there is concentrated on laser experiments and micro deformation analysis (MicroDAC) in the field of electronic packaging.

**Yi Lan Kang** is a Professor with Department of Mechanics, Tianjing University, China.

**Johan Liu** (M'92–SM'96) received the M.S. degree in science and the Ph.D. degree in materials processing technology, both from the Royal Institute of Technology, Stockholm, Sweden, in 1984 and 1989, respectively.

He was with IVF, Mölndal, Sweden, until 1999 as a Team Leader and coordinated multiclient research programs concerning interconnecting technology including conductive adhesive joining, chip on board, and lead free solders. He is now a Professor at Chalmers University of Technology, Sweden, chairing the Division of Electronics Production since April 1999. He also serves as the European Editor of the *Journal of Electronics Manufacturing*.

Dr. Liu is a member of IMAPS and was one of the initiators for the international conference on adhesive joining in electronics manufacturing, in which he serves as Chairman of the Technical Committee.

**Sheng Liu** (M'94–A'95) received the B.S. and M.S. degrees in aircraft design from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 1983 and 1986, respectively, and the Ph.D. degree in applied mechanics from Stanford University, Stanford, CA, in 1992.

He joined Wayne State University (WSU), Detroit, MI, in 1995 as an Assistant Professor, and is now an Associate Professor and the Director of the Electronic Packaging Laboratory. He was with the Florida Institute of Technology, Melbourne, from 1992 to 1995, as an Assistant Professor of Mechanical and Aerospace Engineering. He was with MARC Analysis Research Corporation, Palo Alto, CA (a nonlinear finite element company), as a Consulting Engineer from January 1992 to May 1992, and Chengdu Aircraft Company, China, from January 1986 to February 1988, as a Structural Design Engineer. He has been working on mechanical and thermal design and analysis of composite materials, and fracture and progressive damage of layered materials and structures. His basic research goal is to advance the application of mechanics in the analysis, design and fabrication of advanced materials and structures. The direct involvement in experiments including engineering instrumentation, theoretical development, extensive numerical modeling and verification, and interactions with industry at every stage of the development have played significant roles in his intellectual growth. He has published more than 90 technical articles in layered composites and packaging thermo-mechanical behaviors and reliability.

Dr. Liu received the Presidential Faculty Fellows award and the ASME EEPD Young Engineer Award. He is a member of ASME, ISHM, AIAA, ASTM, and SAMPE. He is an Associate Editor for the IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING. He is a member of the ASME EEPD Manufacturing committee, ASME Division of Applied Mechanics Composite Committee, and ASME Material Processing Committee. He also served as NSF Panelist for polymer and composite processing proposal reviews. He has been involved in numerous national and international symposiums and meetings. For instance, he was one of the people who initiated the 1st International Symposium of Electronic Packaging Technology in China in 1994 (ISEPT'94). Recently, he was the Co-Chair of the Joint 2nd ISEPT and 1st ISHM International Electronic Packaging Conference, Shanghai, China, December 1996.

**Ralf Haug** received the diploma and Ph.D. degree in physics from the University of Stuttgart, Germany.

Since 1989, he has been with the Corporate Research and Development Department, Robert Bosch GmbH, Stuttgart, Germany. His work centers on polymer materials for electronics, conduction mechanisms of thick film resistors, and electronic packaging. His research involved conductive adhesives in electronics, especially fundamentals of anisotropically conductive materials, conduction mechanisms of isotropically conductive adhesives for SMT, and flip-chip assembly technology with adhesives.

**Magnus Willander** (M'91) was born in Varberg, Sweden, in 1948. He received the M.Sc. degree in mathematics and physics from Lund University, Lund, Sweden, in 1973, the M.Sc. degree in technical physics from Uppsala University, Uppsala, Sweden, in 1976, and the Ph.D. degree in applied physics from the Royal Institute of Technology, Stockholm, Sweden, in 1984.

From 1976 to 1980, he was a Circuit Designer at Philips Corporation, Stockholm, Sweden. From 1980 to 1984, he was a Research Assistant at the Royal Institute of Technology. From 1984 to 1985, he was a Specialist in electronics at Nobel Industries, Stockholm. From 1985 to 1995, he was an Associate Professor at Linköping University, Linköping, Sweden, where he built up the Device Physics Group working on quantum devices, field-effect and bipolar transistors, and photonic devices, as well as transport and recombination properties of semiconductors, where his research included epitaxial silicon, silicon/germanium, silicon carbide, InP/InGaAs, GaAs/AlGaAs, and polymer materials. Since 1995, he has been a Professor of physics (particularly in nanoelectronics, photonics, and mesoscopic systems) at Göteborg University and Chalmers University of Technology, Gothenburg, Sweden. He has published numerous scientific publications in these areas.

Dr. Willander is a member of APS.