











TS3A4751

ZHCSJI4F - JULY 2006-REVISED MARCH 2015

# TS3A4751 0.9Ω 低电压、单电源、4 通道 SPST 模拟开关

# 1 特性

- 低通态电阻 (R<sub>ON</sub>)
  - 最大值 0.9Ω (电源电压为 3V)
  - 最大值 1.5Ω (电源电压为 1.8V)
- R<sub>ON</sub> 稳定性:最大值 0.4Ω(电压为 3V)
- R<sub>ON</sub> 通道匹配
  - 最大值 0.05Ω (电源电压为 3V)
  - 最大值 0.15Ω (电源电压为 1.8V)
- 1.6V 至 3.6V 单电源运行
- 兼容 1.8V CMOS 逻辑(电源电压为 3V)
- 高电流处理能力(100mA 持续电流)
- 快速开关: t<sub>ON</sub> = 5ns, t<sub>OFF</sub> = 4ns
- 支持数字和模拟 应用
- ESD 保护性能超出 JESD-22 标准
  - ±4000V 人体放电模型 (A114-A)
  - 300V 机器模型 (A115-A)
  - ±1000V 组件充电模式 (C101)

# 2 应用

- 电源布线
- 电池供电型系统
- 音频和视频信号路由
- 低压数据采集系统
- 通信电路
- PCMCIA 卡
- 手机
- 调制解调器
- 硬盘

## 3 说明

TS3A4751 器件是一款双向、4 通道、常开 (NO) 单刀单掷 (SPST) 模拟开关,由单个 1.6V 至 3.6V 电源供电。此器件具有快速开关速度,可处理轨至轨模拟信号,并且静态功耗非常低。

当使用 3V 电源时, 该数字输入兼容 1.8V CMOS。


TS3A4751 器件具有四个常开 (NO) 开关。TS3A4751 采用 14 引脚薄型紧缩小外形封装 (TSSOP),以及节省空间的 14 引脚 VQFN (RGY) 封装和微型 X2QFN (RUC) 封装。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)
	TSSOP (14)	5.00mm × 4.40mm
TS3A4751	VQFN (14)	3.50mm × 3.50mm
	X2QFN (14)	2.00mm × 2.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

# 简化原理图







	目遠	<u>.</u> X		
1 2 3 4 5 6	特性	8 9 10 11	7.3 Feature Description	
	修订历史记录			
Cha	nges from Revision E (January 2015) to Revision F			Page
• (	Changed Supply Voltage from: 3.3 V to: 3.6 V in the Recomm	nended	Operating Conditions	5
Cha	nges from Revision D (July 2008) to Revision E			Page
	已添加 引脚配置和功能 部分、ESD 额定值 表、特性 说明 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订项			



# 5 Pin Configuration and Functions



If the exposed center pad is used, it must be connected as a secondary ground or left electrically open.





#### **Pin Functions**

	PIN I/O		DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	NO1	I/O	Normally open signal path
2	COM1	I/O	Common signal path
3	NO2	I/O	Normally open signal path
4	COM2	I/O	Common signal path
5	IN2	I	Logic control input
6	IN3	I	Logic control input
7	GND	_	Ground
8	NO3	I/O	Normally open signal path
9	COM3	I/O	Common signal path
10	COM4	I/O	Common signal path
11	NO4	I/O	Normally open signal path
12	IN4	I	Logic control input
13	IN1	I	Logic control input
14	V <sub>CC</sub>	I	Positive supply voltage

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage referenced to GND <sup>(2)</sup>		-0.3	4	V
$V_{NO} \ V_{COM} \ V_{IN}$	Analog and digital voltage		-0.3	V <sub>CC</sub> + 0.3	V
I <sub>NO</sub> I <sub>COM</sub>	On-state switch current	$V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-100	100	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND			±100	mA
٧	Peak current pulsed at 1 ms, 10% duty cycle	COM, V <sub>I/O</sub>		±200	mA
T <sub>A</sub>	Operating temperature		-40	85	°C
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V
		Machine Model	±300	

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Signals on COM or NO exceeding V<sub>CC</sub> or GND are clamped by internal diodes. Limit forward diode current to maximum current rating.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply Voltage	1.65	3.6	V
$V_{NO} \ V_{COM} \ V_{IN}$	Analog and digital voltage range	0	V <sub>CC</sub>	V

# 6.4 Thermal Information

			TS3A4751			
	THERMAL METRIC <sup>(1)</sup>	PW	RGY	RUC	UNIT	
			14 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	132.3	68.5	196.4		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.6	83.1	73.9		
$R_{\theta JB}$	Junction-to-board thermal resistance	74.2	44.6	130.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter	11.2	7.8	2.1	*C/vv	
ΨЈВ	Junction-to-board characterization parameter	73.6	44.7	130.6		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	24.6	N/A		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics for 1.8-V Supply

 $V_{CC} = 1.65 \text{ V}$  to 1.95 V,  $T_A = -40 ^{\circ}\text{C}$  to 85 °C,  $V_{IH} = 1 \text{ V}$ ,  $V_{IL} = 0.4 \text{ V}$  (unless otherwise noted)<sup>(1)</sup> (2)

	7 to 1.95 V, $I_A = -40^{\circ}$ C to 8  PARAMETER	TEST CONDITION		T <sub>A</sub>	MIN	TYP <sup>(3)</sup>	MAX	UNIT
ANALOG SV	VITCH							
V <sub>COM</sub> , V <sub>NO</sub>	Analog signal range				0		V <sub>CC</sub>	V
5	ON	V <sub>CC</sub> = 1.8 V, I <sub>COM</sub> = -10 m/	Α.	25°C		1	1.5	
R <sub>on</sub>	ON-state resistance	$V_{NO} = 0.9 \text{ V}$	-,	Full			2	Ω
ON-state resistance match	ON-state resistance match	V <sub>CC</sub> = 1.8 V, I <sub>COM</sub> = -10 m <sub>s</sub>	٩.	25°C		0.09	0.15	
$\Delta R_{on}$	between channels (4)	$V_{NO} = 0.9 \text{ V}$	-,	Full			0.25	Ω
_	ON-state resistance	V <sub>CC</sub> = 1.8 V, I <sub>COM</sub> = -10 m/	٩.	25°C		0.7	0.9	
R <sub>on(flat)</sub>	flatness <sup>(5)</sup>	0 ≤ V <sub>NO</sub> ≤ V <sub>CC</sub>	,	Full			1.5	Ω
	NO	V <sub>CC</sub> = 1.95 V, V <sub>COM</sub> = 0.15	V. 1.65 V.	25°C	-1	0.5	1	
I <sub>NO(OFF)</sub>	OFF leakage current <sup>(6)</sup>	$V_{NO} = 1.8 \text{ V}, 0.15 \text{ V}$	1, 1.00 1,	Full	-10		10	nA
	COM	V <sub>CC</sub> = 1.95 V, V <sub>COM</sub> = 0.15	V. 1.65 V.	25°C	-1	0.5	1	
I <sub>COM(OFF)</sub>	OFF leakage current <sup>(6)</sup>	$V_{NO} = 1.65 \text{ V}, 0.15 \text{ V}$	,,	Full	-10		10	nA
	COM	V <sub>CC</sub> = 1.95 V, V <sub>COM</sub> = 0.15	V. 1.65 V.	25°C	-1	0.01	1	
I <sub>COM(ON)</sub>	ON leakage current <sup>(6)</sup>	$V_{NO} = 0.15 \text{ V}, 1.65 \text{ V}, \text{ or flower}$	ating	Full	-3		3	nA
DYNAMIC								
		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega,$ $C_L = 35 \text{ pF}, \text{ See Figure 1}$		25°C		6	18	
t <sub>ON</sub>	Turn-on time			Full			20	ns
		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega,$		25°C		5	10	
t <sub>OFF</sub>	Turn-off time	$C_L = 35 \text{ pF}, \text{ See Figure 1}$		Full			12	ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0$ , $R_{GEN} = 0$ , $C_L = 1$ See Figure 5	nF,	25°C		3.2		рС
C <sub>NO(OFF)</sub>	NO OFF capacitance	f = 1 MHz, See Figure 2		25°C		23		pF
C <sub>COM(OFF)</sub>	COM OFF capacitance	f = 1 MHz, See Figure 2		25°C		20		pF
C <sub>COM(ON)</sub>	COM ON capacitance	f = 1 MHz, See Figure 2		25°C		43		pF
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON		25°C		123		MHz
_	055: 17: (7)	$R_1 = 50 \Omega, C_1 = 5 pF,$	f = 1 MHz	0500		-61		
O <sub>ISO</sub>	OFF isolation <sup>(7)</sup>	See Figure 3	f = 10 MHz	25°C		-36		dB
	0	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	0500		-95		
X <sub>TALK</sub>	Crosstalk	See Figure 3	f = 100 MHz	25°C		-73		dB
TUD	T 4 11 1 1 1 1 1 1 1 1 1	f = 20 Hz to 20 kHz, V <sub>COM</sub>	R <sub>L</sub> = 32 Ω	0500		0.14%		
THD	Total harmonic distortion	= 2 V <sub>P-P</sub>	$R_L = 600 \Omega$	25°C		0.013%		
DIGITAL CO	NTROL INPUTS (IN1-IN4)	l						
$V_{IH}$	Input logic high			Full	1			V
V <sub>IL</sub>	Input logic low			Full			0.4	V
				25°C		0.1	5	
I <sub>IN</sub>	Input leakage current	Input leakage current $V_I = 0$ or $V_{CC}$					10	nA
SUPPLY		1			1			
V <sub>CC</sub>	Power-supply range				1.6		3.6	V
	,,,,			25°C			0.05	
I <sub>CC</sub>	Positive-supply current	$V_I = 0$ or $V_{CC}$		Full			0.5	μΑ

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

<sup>(2)</sup> Parts are tested at 85°C and specified by design and correlation over the full temperature range.

Typical values are at  $T_A = 25$ °C. (3)

 $<sup>\</sup>Delta r_{on} = r_{on(max)} - r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of  $r_{on}$  as measured over the specified analog signal

Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at  $T_A = 25^{\circ}C$ . OFF isolation =  $20_{log}10$  ( $V_{COM}/V_{NO}$ ),  $V_{COM} = 0$  output,  $V_{NO} = 0$  input to OFF switch



# 6.6 Electrical Characteristics for 3-V Supply

 $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}, V_{IH} = 1.4 \text{ V}, V_{II} = 0.5 \text{ V (unless otherwise noted)}.$  (2)

	PARAMETER	TEST COND	ITIONS	TA	MIN	TYP <sup>(3)</sup>	MAX	UNIT
ANALOG SW	/ITCH							
V <sub>COM</sub> , V <sub>NO</sub>	Analog signal range				0		V <sub>CC</sub>	V
		$V_{CC} = 2.7 \text{ V}, I_{COM} = -1$	00 mA.	25°C		0.7	0.9	
R <sub>on</sub>	ON-state resistance	$V_{NO} = 1.5 \text{ V}$	,	Full			1.1	Ω
	ON-state resistance match	$V_{CC} = 2.7 \text{ V}, I_{COM} = -1$	00 mA.	25°C		0.03	0.05	
$\Delta R_{on}$	between channels (4)	$V_{NO} = 1.5 \text{ V}$	,	Full			0.15	Ω
_	ON-state resistance	$V_{CC} = 2.7 \text{ V}, I_{COM} = -1$	00 mA.	25°C		0.23	0.4	
R <sub>on(flat)</sub>	flatness <sup>(5)</sup>	$V_{NO} = 1 \text{ V}, 1.5 \text{ V}, 2 \text{ V}$	,	Full			0.5	Ω
	NO	$V_{CC} = 3.6 \text{ V}, V_{COM} = 0$	.3 V. 3 V.	25°C	-2	1	2	
I <sub>NO(OFF)</sub>	OFF leakage current (6)	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$	, ,	Full	-18		18	nA
	COM	$V_{CC} = 3.6 \text{ V}, V_{COM} = 0.0$	.3 V. 3 V.	25°C	-2	1	2	
I <sub>COM(OFF)</sub>	OFF leakage current (6)	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$	, ,	Full	-18		18	nA
	COM	$V_{CC} = 3.6 \text{ V}, V_{COM} = 0$	.3 V. 3 V.	25°C	-2.5	0.01	2.5	
I <sub>COM(ON)</sub>	ON leakage current <sup>(6)</sup>	$V_{NO} = 0.3 \text{ V}, 3 \text{ V},  or flow$		Full	-5		5	nA
DYNAMIC								
	<b>-</b>	V <sub>NO</sub> = 1.5 V, R <sub>L</sub> = 50 Ω	V <sub>VO</sub> = 1.5 V R <sub>V</sub> = 50.0			5	14	
t <sub>ON</sub>	Turn-on time $C_L = 35 \text{ pF}$ , See Figure 1		1	Full			15	ns
	<b>-</b>	V <sub>NO</sub> = 1.5 V, R <sub>L</sub> = 50 Ω	Σ.	25°C		4	9	
t <sub>OFF</sub>	Turn-off time	$C_L = 35 \text{ pF}, \text{ See Figure 1}$					10	ns
$Q_C$	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0, C <sub>L</sub> = 1 nF, See Figure 5		25°C		3		рС
C <sub>NO(OFF)</sub>	NO OFF capacitance	f = 1 MHz, See Figure 2	2	25°C		23		pF
$C_{COM(OFF)}$	COM OFF capacitance	f = 1 MHz, See Figure 2	2	25°C		20		pF
C <sub>COM(ON)</sub>	COM ON capacitance	f = 1 MHz, See Figure 2	2	25°C		43		рF
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON		25°C		125		MHz
^	OFF isolation <sup>(7)</sup>	$R_L = 50 \Omega$ , $C_L = 5 pF$ ,	f = 10 MHz	2500		-40		٩D
O <sub>ISO</sub>	OFF ISOIdtion 7	See Figure 3	f = 1 MHz	25°C		-62		dB
V	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	2500		-73		٩D
X <sub>TALK</sub>	Crossiaik	See Figure 3	f = 1 MHz	25°C		-95		dB
TUD	Tatal hammania diatantian	f = 20 Hz to 20 kHz,	R <sub>L</sub> = 32 Ω	0500		0.04%		
THD	Total harmonic distortion	$V_{COM} = 2 V_{P-P}$	$R_L = 600 \Omega$	25°C		0.003%		
DIGITAL COI	NTROL INPUTS (IN1-IN4)							
$V_{IH}$	Input logic high			Full	1.4			V
V <sub>IL</sub>	Input logic low			Full			0.5	V
	Input lookage assessed	// - 0 or //		25°C		0.5	1	- ^
I <sub>IN</sub>	Input leakage current $V_1 = 0$ or $V_{CC}$			Full	-20		20	nA
SUPPLY								
V <sub>CC</sub>	Power-supply range				1.6		3.6	V
_	Dealth a supply supply	V 20VV 2	\/	25°C			0.075	^
I <sub>CC</sub>	Positive-supply current	$V_{CC} = 3.6 \text{ V}, V_{IN} = 0 \text{ or}$	VCC	Full			0.75	μΑ

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Parts are tested at 85°C and specified by design and correlation over the full temperature range.

Typical values are at  $V_{CC} = 3 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ . (3)

 $<sup>\</sup>Delta r_{on} = r_{on(max)} - r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of  $r_{on}$  as measured over the specified analog signal

Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at  $T_A = 25$ °C. OFF isolation =  $20_{log}10$  ( $V_{COM}/V_{NO}$ ),  $V_{COM} = output$ ,  $V_{NO} = input$  to OFF switch






Figure 1. Switching Times





Figure 2. NO and COM Capacitance



Measurements are standardized against short at socket terminals. OFF isolation is measured between COM and OFF terminals on each switch. Bandwidth is measured between COM and ON terminals on each switch. Signal direction through switch is reversed; worst values are recorded.


OFF isolation = 20 log V<sub>O</sub>/V<sub>I</sub>

 $^{(1)}$ Add 50-Ω termination for OFF isolation

Figure 3. OFF Isolation, Bandwidth, and Crosstalk




Channel ON: COM to NO V<sub>I</sub> = V<sub>CC</sub> C<sub>L</sub> = 50 pF V<sub>SOURCE</sub> = V<sub>CC</sub>P-P f<sub>SOURCE</sub> = 20 Hz to 20 kHz  $R_L$  = 600 $\Omega$ 



A.  $C_L$  includes probe and jig capacitance.

Figure 4. Total Harmonic Distortion (THD)







Figure 5. Charge Injection (Q<sub>C</sub>)


# TEXAS INSTRUMENTS

## 6.7 Typical Characteristics






# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





# 7 Detailed Description


#### 7.1 Overview

The TS3A4751 is a bidirectional, 4-channel, normally open (NO) single-pole single-throw (SPST) analog switch that operates from a single 1.6-V to 3.6-V supply. This device has fast switching speeds, handles rail-to-rail analog signals, and consumes very low quiescent power.

The digital input is 1.8-V CMOS compatible when using a 3-V supply.

The TS3A4751 has four normally open (NO) switches. The TS3A4751 is available in a 14-pin thin shrink small-outline package (TSSOP) and in space-saving 14-pin VQFN (RGY) and micro X2QFN (RUC) packages.

# 7.2 Functional Block Diagram



#### 7.3 Feature Description

This device has fast switching speeds, handles rail-to-rail analog signals, and consumes very low quiescent power.

The digital input is 1.8-V TTL/CMOS compatible when using a 3-V supply.

#### 7.4 Device Functional Modes

**Table 1. Function Table** 

IN	NO TO COM, COM TO NO			
L	OFF			
Н	ON			



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

## 8.1.1 Logic Inputs

The TS3A4751 logic inputs can be driven up to 3.6 V, regardless of the supply voltage. For example, with a 1.8-V supply, IN may be driven low to GND and high to 3.6 V. Driving IN rail to rail minimizes power consumption.

# 8.1.2 Analog Signal Levels

Analog signals that range over the entire supply voltage ( $V_{CC}$  to GND) can be passed with very little change in  $R_{on}$  (see *Typical Characteristics*). The switches are bidirectional, so NO and COM can be used as either inputs or outputs.

#### 8.2 Typical Application




Figure 19. Typical Application Diagram



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

Ensure that all of the signals passing through the switch are with in the specified ranges to ensure proper performance.

#### 8.2.2 Detailed Design Procedure

The TS3A4751 and can be properly operated without any external components. However, it is recommended that unused pins should be connected to ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device. It is also recommneded that the digital control pins (INX) be pulled up to  $V_{CC}$  or down to GND to avoid undesired switch positions that could result from the floating pin.

#### 8.2.3 Application Curve




Figure 20. Ron vs V<sub>COM</sub>



# 9 Power Supply Recommendations

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence  $V_{CC}$  on first, followed by NO or COM.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{CC}$  supply to other components. A 0.1- $\mu$ F capacitor, connected from  $V_{CC}$  to GND, is adequate for most applications.

# 10 Layout

#### 10.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance.

Reduce stray inductance and capacitance by keeping traces short and wide.

Ensure that bypass capacitors are as close to the device as possible.

Use large ground planes where possible.

#### 10.2 Layout Example






Figure 21. Layout Schematic



## 11 器件和文档支持

#### 11.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TS3A4751PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YC751
TS3A4751PWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YC751
TS3A4751RGYR	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YC751
TS3A4751RGYR.B	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YC751
TS3A4751RGYRG4	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YC751
TS3A4751RGYRG4.B	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YC751
TS3A4751RUCR	Active	Production	QFN (RUC)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3MO
TS3A4751RUCR.B	Active	Production	QFN (RUC)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3MO
TS3A4751RUCRG4.B	Active	Production	QFN (RUC)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3МО

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A4751PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3A4751RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TS3A4751RGYRG4	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TS3A4751RUCR	QFN	RUC	14	3000	180.0	9.5	2.2	2.2	0.5	4.0	8.0	Q2

www.ti.com 23-Jul-2025




#### \*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A4751PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TS3A4751RGYR	VQFN	RGY	14	3000	353.0	353.0	32.0
TS3A4751RGYRG4	VQFN	RGY	14	3000	353.0	353.0	32.0
TS3A4751RUCR	QFN	RUC	14	3000	189.0	185.0	36.0

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




2 x 2, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司