

Date of publication xxxx 00, 0000, date of current version xxxx 00, 0000.

Digital Object Identifier 10.1109/ACCESS.2017.DOI

# FARANE-Q: Fast Parallel and Pipeline Q-Learning Accelerator for Configurable Reinforcement Learning SoC

NANA SUTISNA<sup>1,2</sup> (MEMBER, IEEE), ANDI M. RIYADHUS ILMY<sup>1</sup>, INFALL SYAFALNI<sup>1,2</sup> (MEMBER, IEEE), RAHMAT MULYAWAN<sup>1,2</sup> (MEMBER, IEEE), AND TRIO ADIONO<sup>1,2</sup> (MEMBER, IEEE)

<sup>1</sup>School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, West Java, Indonesia <sup>2</sup>University Center of Excellence on Microelectronics, Institut Teknologi, Bandung, West Java, Indonesia

Corresponding author: Infall Syafalni (e-mail: infall@ieee.org).

This work was supported by ITB Research Program

ABSTRACT This paper proposes a FAst paRAllel and pipeliNE Q-learning accelerator (FARANE-Q) for a configurable Reinforcement Learning (RL) algorithm that is implemented in a System on Chip (SoC). In order to overcome the challenges of a dynamic environment and increasing complexity, the proposed work offers flexibility, configurability, and scalability while maintaining computation speed and accuracy. The proposed method includes a HW/SW design methodology for the SoC architecture to achieve flexibility. Moreover, we also propose joint optimizations on algorithm, architecture and implementation in order to obtain optimum (high efficiency) performance, specifically in energy and area efficiency. Furthermore, we implemented the proposed design in a real-time Zynq Ultra96-V2 FPGA platform to evaluate the functionality with real use case of the smart navigation. Experimental results confirm that the proposed accelerator FARANE-Q outperforms state of the art works by achieving throughput up to 148.55 MSps. It corresponds to the energy efficiency of 1632.42 MSps/W per agent for 32-bit and 2465.42 MSps/W per agent for 16-bit FARANE-Q. Moreover, the proposed 16-bit FARANE-Q outperforms others in energy efficiency up to more than 2000×. The designed system also maintains the error accuracy less than 0.4% with optimized bit precision for more than 8 fraction bits. The proposed FARANE-Q also offers a speed up of processing time up to 1795× compared to embedded SW computation executed on ARM Zynq processor and 280× of computation of full software executed on i7 processor. Hence, the proposed work has the potential to be used for smart navigation, robotic control, and predictive maintenance.

INDEX TERMS Q-Learning, Reinforcement Learning, HW Accelerator, FPGA, SoC.

# I. INTRODUCTION

RECENTLY, Reinforcement Learning (RL) [1] has gain much attention in Machine Learning area and it is widely employed in various applications, including robotics [2]–[5], communication [6], [7], biomedical or healthcare [8], [9], and finance [10]. Advances in RL algorithm can generate and evaluate the data through exploration without preassigned labels for the training data [1], [11]. It is a fully autonomous technique that can learn and take action individually according to the condition of the environment.

The RL algorithm has been recognized as a promising AI technique, particularly in a dynamic environment. However, this algorithm has intensive computation which will pose

more challenges on time constrained application. Reinforcement learning system requires high performance computation since it needs to perform data calculation and decide an action in real-time.

In order to fulfill this requirement, a high performance hardware platform is required. ASIC (Application Specific Integrated Circuit) based implementation is preferable since this platform can deliver high performance computing with lower power consumption. Unfortunately, the flexibility and scalability of this platform is limited. Programmable computing platforms such as FPGA and GPU could be alternative solutions a high degree of flexibility.

Several works on the RL system-based on FPGAs have



been presented. For example, Q-learning based systems are presented in [12]–[14]. In [12], an efficient Q-learning algorithm is implemented using approximate multipliers and offers low-complexity and low-power consumption. Moreover, a parallel approach is proposed in [13] for increasing the throughput. In order to increase the accuracy, the RL system combined with deep learning to update the Q-value is presented in [14]. In short, all these works mainly focus on performance improvements, particularly in achieving high calculation throughput, low-complexity implementation, and low-power consumption.

In those implementations [12], [13], the analysis of bit precision for Q-learning calculation is not yet available. Therefore, the designed systems result in a higher complexity which also corresponds to higher power consumption. This can be a barrier for target implementation on limited hardware budget (*e.g.*, low logic resource or small chip size). Moreover, from the perspective of system architecture, these implementations were only focused on HW accelerator design, resulting in limited reconfigurability and reprogrammability when implemented. However, in [14]–[16], analysis of fractional bits are presented and compared with existing works. The analysis is useful for finding the most suitable and efficient architecture for the corresponding device implementation such as FPGA, GPU, or other boards.

In order to address the limitations of the previous works, this paper proposes a FAst paRAllel and pipeliNE Q-Learning accelerator (FARANE-Q) for a configurable Reinforcement Learning (RL) system based on System on Chip design methodology. To enable scalability and reconfigurability, we utilize registers and memory blocks, which can be reprogrammed by the host CPU through AXI bus interface. The registers and memory blocks store parameters or configurations of the RL system. Specifically, the registers store parameters of rewards, learning rates, discount factors, as well as number of episodes for the training process. In addition, the memory blocks can be configured with initial state transition matrix, which represents the environment (e.g., floor plan or layout). Finally, we also implement HW/SW codesign based on the SoC to realize the reconfigurability.

Furthermore, we perform bit optimization on RL accelerator datapath by performing design exploration to obtain an optimum bit width, while also maintaining the accuracy of the Q-value. Several approaches such as providing flexible datapath design and implementing approximate computing are also proposed in this work. Finally, the main contribution of this work are listed as follows:

- We present FAst, paRAllel, and pipeliNE Q-learning accelerator (FARANE-Q) for a scalable architecture of RL accelerator by employing SoC architecture.
- We implement the proposed architecture in Avnet Ultra96-V2 platform [17] and perform a real time evaluation in realistic use case applications, especially for smart navigation.
- We also perform joint design optimization by optimizing multiple layers of design, including algorithm,

- architecture design, as well as implementation aspects. Hence, the high performance system in terms of high-accuracy, low-complexity, high-throughput, and power-efficient system can be achieved.
- Finally, the proposed system supports the system model that can be executed in the embedded CPU of the designed SoC. Hence, it can be used for HW/SW cosimulation and reduces the gap between the simulation and the real deployment.

This paper is organized as follows: Section I introduces the work. Section II shows brief explanations of reinforcement learning and Q-learning algorithms. Section III explains the detailed architecture of proposed RL accelerator design. Section IV discusses the experimental setup, evaluation, and performance results. Finally, Section V concludes the work.

#### **II. BACKGROUND**

#### A. REINFORCEMENT LEARNING

Reinforcement learning (RL) is a machine learning approach that simulates learning through trials and errors [1]. The learning simulation is carried out by an agent inside a defined environment. This agent can execute a defined set of actions that can affect the state of the environment. Then, based on the resulting environment state, the agent will receive a feedback value called reward. This learning process, which is illustrated in Fig. 1, continues to iterate so that the agent can determine the best course of action that can result in the maximum cumulative reward. The learning process is focused on goal-directed learning based on the agent's interaction with its environment.




FIGURE 1: Illustration of RL system

Recently, research on reinforcement learning has been conducted in many fields, such as in IC implementations [18]–[20], DNN applications [21]–[26], as well as Network and NoC applications [27]–[29]. In [18], a deep reinforcement learning processor is implemented in 28nm CMOS technology. Multiple DNNs are used to observe the policy training procedure in the RL system. Moreover, a memristor-based reinforcement learning system is proposed in [19]. In [20], a 55nm time-domain mixed-signal (TD-MS) neuromorphic accelerator is proposed to perform the Q-Learning. The TD-MS improves the efficiency of energy for the mobile robots.

Furthermore, reinforcement learning is also used to optimize the deep neural network (DNN) applications. In [21], optimization of hardware resources for DNN is proposed by using reinforcement learning. Moreover, reinforcement learning is used to search the optimal quantization-voltage-frequency (QVF) policy before DNNs [22]. In [24], on-chip



deep reinforcement learning is implemented by a network-on-chip. Finally, the works in [25] and [26] present DNNs with reinforcement learning to optimize the available resources *e.g.*, GPU and FPGA, respectively.

To some extent, the reinforcement learning algorithms are also applied in network on chips (NoCs). In [27], distributed reinforcement learning is implemented by using in-switch computing. Moreover, the works in [28] and [29] explore some methods using reinforcement learning for efficient energy and efficient framework in NoCs, respectively.

Value functions in RL are represented by a look-up table, where all state-action pair values are stored individually. Thus, when the number of state and/or action is too high, it will consume a large amount of memory to store each individual values [30]. This limitation can be addressed by replacing the lookup table with a function approximator, such as deep neural network (DNN) [31], [32]. The neural network will then be trained using reinforcement learning algorithm. This technique is called Deep Reinforcement Learning due to the merging of DNN and RL technologies. However, DRL has some drawbacks. First, it does not guarantee the convergence of the learning. Second, in the case of medium sized state spaces, RL outperforms the execution speed of DRL due to the latter has more complex architecture [33]. Thus, for a small sized state spaces applications, RL is preferred.

#### B. Q-LEARNING

Q-Learning is an off-policy RL algorithm to learn actionvalue policy which has been proven to converge to an optimal policy [1]. Q-Learning stores the action values in an  $N \times Z$ matrix, where N is number of states and Z is number of possible actions. Q-value for every state and action are updated using Eq. (1) as follows:

$$Q_{new}(s_t, a_t) = Q(s_t, a_t)$$

$$+ \alpha \left( (r_t + \gamma \max_{a} Q(s_{t+1}) - Q(s_t, a_t)) \right)$$
(1)

where

- $Q_{new}(s_t, a_t)$  is the new Q-value,
- $Q(s_t, a_t)$  is the current Q-value,
- $\alpha$  is learning rate,
- $r_t$  is reward received,
- $\gamma \max_a Q(s_{t+1}) Q(s_t, a_t)$  is discounted future reward for  $s_{t+1}$ .

Algorithm 1 shows the step-by-step for Q-Learning process. Q-Learning accepts several input parameters such as the number of episodes, learning rate coefficient, and discount factor. First, the Q-matrix will be initialized for every state and action. Q-Learning is run for the number of episodes. In each episode, the state of the agent will be initialized to an initial value. The agent will take action according to the policy, observe the reward and next state information from the environment, and update the Q-value for the action taken from that state using Eq. (1). This process will be repeated until the agent reaches the terminal state. Then, the learning process will be repeated for the number of episodes. After

all the number of episodes has been executed, it will give an output of the Q-Matrix.

# Algorithm 1 Q-Learning Algorithm

**Input**: Number of episodes, learning rate  $(\alpha)$  and discount factor  $(\gamma)$ 

Output: Q-Matrix

- 1: Initialize Q-value matrix for every state and action
- 2: **while** count < episode **do**
- 3: Set state to initial state  $s \leftarrow s_0$
- 4: **while**  $s \neq s_{terminal}$  **do**
- 5: Choose action A from state S
- 6: Do action A, observe reward R and next state S'
- 7: Find the new Q-value by Eq. (1)
- 8: Move to next state  $s \leftarrow S'$
- 9: end while
- 10:  $count \leftarrow count + 1$
- 11: end while

#### III. PROPOSED HARDWARE ARCHITECTURE

# A. SOC ARCHITECTURE

The proposed SoC Architecture mainly consists of Processing System (PS) and the hardware accelerator implemented in Programmable Logic (PL), as depicted in Fig. 2.

The PS, which includes CPU, DMA, DRAM and the AXI4 Bus, acts as the interface between the user and the PL. The CPU executes a program to initialize all necessary system configurations, such as environment data and learning parameters. This system configuration will then be sent to the accelerator via the AXI4 Bus [34]. The CPU is also responsible for starting the PL learning process by asserting a start signal using the same AXI4 interface. Then, the CPU will wait until it receives an interrupt signal from the PL which indicates the completion of the learning process. Finally, the learning outcomes that received from the PL via the AXI4 interface, will be displayed by CPU to the user.

The mentioned system configurations are stored in the Control and Status Registers. The Control and Status Registers consist of 7 registers with a data width of 32 bits. The Control parameters are written by the CPU and read by the PL while the Status parameters are written by the PL and read by the CPU. The bitmap for the Control and Status Registers are shown in Fig. 3. The control parameters are listed as follows:

- Number of episodes: Number of episodes to be run.
- **Start**: The start signal of the accelerator with rising edge.
- Initial state: Maze's initial state.
- **Terminal state**: Maze's terminal state. If the agent reaches this state, one episode will be concluded and the state will be reset to initial state.
- Learning rate and Discount factor: Learning rate and discount factor for the corresponding Q-value update.

3

While the status parameters are listed as follows:






FIGURE 2: Overview Architecture of the proposed Q Learning Accelerator at the System on Chip Level Level

- Total clock cycles elapsed: To calculate the execution time of the accelerator.
- Number of Q-value updates: To calculate the number of Q-value updates in the learning process.




FIGURE 3: Control and status registers bitmap

# B. PROPOSED Q-LEARNING ACCELERATOR

The proposed Q-Learning architecture is inspired by the Q-learning hardware accelerator in [12]. This architecture is constructed by the following modules: 1) Q-Updater 2)

Policy Generator, 3) Environment, 4) Q-Value BRAM, and 5) Control Unit.

# 1) Q-Updater

Fig. 4 shows the architecture for Q-Updater module, based on a proposed architecture in [12]. This module updates the Q-Value of the state-action pair based on Eq. (1) using Fixed Point calculation.




FIGURE 4: Q-Updater module architecture

The MUX module takes Z inputs at Q-Values for every action and selects Q-Value based on the action taken  $(a_t)$ . Meanwhile, the MAX module generates a maximum value from the Z inputs of  $Q(s_{t+1}, a_t)$  values. The MAX module uses a binary tree architecture. The output of each module



is then passed to *QUpdateCalc* which implements Eq. (1) to update the Q-Value.

The implemented QUpdateCalc module uses barrel shifter as an approximate multiplier. Thus, the values of  $\alpha$  and  $\gamma$  are approximated to their nearest sum of powers of two. The number of powers of two is equal to the number of shifters used as approximate multiplier. For 3 barrels, the number can be approximated as:

$$B = 2^{-i} + 2^{-j} + 2^{-k} \tag{2}$$

Therefore, if we want to calculate  $Y = A \cdot B$ , then

$$Y = A \cdot 2^{-i} + A \cdot 2^{-j} + A \cdot 2^{-k} \tag{3}$$

The term  $2^{-x}$  is implemented using right shifter, where the x is the amount of shifts. The diagram for approximate multiplier using 3 barrel shifters is shown in Fig. 5.




FIGURE 5: Approximate multiplier using 3 barrel shifters

# 2) Policy Generator

Fig. 6 shows the architecture of the Policy Generator (PG) module, which is similar to [35]. The module selects the current action  $a_t$  for the agent based on an action-selection policy, which is  $\epsilon$ -greedy policy. This policy allows the module to generate a random action with the probability of  $\epsilon$  or a greedy action with the probability of  $1 - \epsilon$ .

A greedy action is generated by Greedy Action Selector, which compares Q-Values for all actions of the current state  $(Q(s_t,a_1 \text{ through } Q(s_t,a_Z))$ . An action with the highest Q-Value will be chosen as the greedy action. The Greedy Action Selector uses a MAX module, similar to the one used in the Q-Updater, to determine the highest value of the Q-Values.

Meanwhile, a random action is generated using a random value from a pseudo random number generator (PRNG) module. The Least Significant Bits (LSBs) of the generated random value represent the random action with its width corresponds to number of action Z.

The generated random value also acts as a comparison value for the action-selection policy. This comparison value is compared with a threshold value ( $\sigma$ ). The PG module selects the greedy action if the comparison value is less then  $\sigma$ . On the other hand, if the comparison value is more than or equal to  $\sigma$ , then random action is selected. This comparison happens in a Comparator which generates a selector signal

for the multiplexer. The threshold value is determined based on Eq. (4)

$$\sigma = |\epsilon \cdot (2^L - 1)|,\tag{4}$$

where  $\epsilon$  is the epsilon value and L is the bit width of the PRNG.




FIGURE 6: Policy Generator module architecture




FIGURE 7: 16-bit Fibonacci Linear Feedback Shift Register (LFSR) [36]

The PRNG used to generate the required random values is implemented using a Fibonacci Linear-Feedback Shift Register (LFSR). Fibonacci LFSR have the advantage that the next L bits are immediately visible in the shift register. This is because all the shift register stages (except for the first one) get their inputs only from the previous stage. Thus, a random value can be generated every clock cycle.

To achieve maximum period of random values series, the placement of taps required for the LFSR feedback needs to be configured with respect of the LFSR bit size. As shown in Fig. 7, we choose to implement a 16-bit LFSR. Thus, to achieve maximum period, the taps are place at the 16th, 14th, 13th, and 11th bits [36].

#### 3) Environment

The environment that we used consists of a 2-dimensional grid-world with a total state of  $I \times J$ , where I denotes the first dimension and J denotes the second dimension of the grid world, resulting in a total N of states. There could be obstacles (depicted as walls) that separate each states as illustrated in Fig. 8. When the agent hits the wall, it will receive punishment in the form of negative reward. On the other hand, when the agent reaches the goal, it will receive a reward and the episode will be reset. In this environment, the agent is targeted to reach a goal state. To encourage the agent



to take the least amount of steps to reach the goal, every time the agent moves, it will receive a small negative reward. The reward function is implemented using these three rules:

- 1) If the agent moves to a new state, then  $r_t = \mu_1$ .
- 2) If the agent hits a wall, then  $r_t = \mu_2$ .
- 3) And if the agent reaches the terminal state, then  $r_t = \mu_3$ .




FIGURE 8: Grid-world illustration with N = 25, State 1 as Initial State, and State 25 as Terminal State




FIGURE 9: Environment module architecture

State transition and reward matrix for the maze environment are stored in BRAM as shown in Fig. 9. State transition and reward matrix are generated by the PS and are written to the BRAM during the initialization of the learning process. For the terminal state, the next state will be the initial state and the reward is 0. Address generator module will generate the address which is used to retrieve the next state and reward data from the State Transition and Reward BRAMs.

The next state and the reward values for each state-action pair are stored in BRAM with configuration illustrated in

Fig. 10. The values are sorted based on the number of environment states (N) and by number of actions (Z). The first Z memories stores values for state 1 followed by the next Z memories for state 2 and so on until it reaches state N. Each Z memories stores a value for action 1 followed by the value for action 2 and so on until it reaches Z action. Based on this configuration, the BRAM size required for the environment module can be calculated using Eq. (5) with W as the bit width. Note that there are two values( $r_t$  and  $s_{t+1}$ ) stored in this BRAM so the calculation is multiplied by 2.

$$BRAM\ size = 2 \times W \times N \times Z \tag{5}$$




FIGURE 10: Address and value configurations for (a) Next State BRAM and (b) Reward BRAM for Z=4, initial state of State 1, and terminal state of State N

#### 4) Q-Value BRAM

Fig. 11 shows how the Q-Values are stored in BRAM. We use Z numbers of BRAM to store each state-action. Each action BRAM stores Q-Values for every possible states. The depth of the BRAM depends on N. Q-Value BRAMs are also accessible from the PS through the BRAM Controller, which can be called from the main program.

# 5) Control Unit

Control Unit module arranges all blocks in the accelerator by providing control signals to the respected modules based on Finite State Machine (FSM) as shown in Fig. 12 and Fig. 13. In the Main FSM, there are 4 states, *IDLE*, *INIT*, *RUNNING*, and *DONE\_LEARNING*. The system will enter the state *IDLE* when it is reset. In *INIT* state, the system will wait for the PS to write the number of episodes, learning parameter ( $\alpha$ ), discount factor ( $\gamma$ ), state transition matrix, and reward matrix.

In the *RUNNING* state, the system starts learning and remain learning until the number of episodes reached. The inner part of *RUNNING* state is shown in Fig. 13. The system takes an action, observes the reward and next state. After that, the system updates the Q-Value and writes it back. It






FIGURE 11: Q-Value BRAM module architecture




FIGURE 12: Main Finite State Machine of the Architecture

keeps repeating these actions until it reaches the terminal state. Once it reaches the terminal state, the counter for the number of episodes will be incremented. Finally, it will the steps repeat until it reaches the number of episodes.

After finishes learning, the system enters the final state (*DONE\_LEARNING*), where the PL inserts interrupt signal to the PS to indicate that the learning process has finished.

# C. ARCHITECTURE IMPROVEMENT

In order to improve the performance of the baseline parallel architecture (referred as V1), specifically on the computation speed and learning efficiency, we proposed an improved design, referred as V2 (FARANE-Q). The improvements include: 1) employing pipeline architecture and 2) applying dynamic threshold (decreasing- $\epsilon$ ) method in determining state action. The proposed optimizations are detailed in Fig. 14.




FIGURE 13: Level 1 Finite State Machine of the Architecture

# 1) Pipeline Architecture

The design of V1 updates each Q-value in 4 clock cycles, as shown in timing chart in Fig. 15. Based on the V1 architecture, which again is created based on [12], a pipelining method is implemented to create V2. Thus, V2 updates the Q-value every clock cycle, as shown in Fig. 16. The achieved throughput for V1 and V2 are formulated in Eq. (6) and Eq. (7), respectively.

$$\Gamma_{V1} = \frac{X}{(4X + 3E + 1)} \times F_s \tag{6}$$

$$\Gamma_{V2} = \frac{X}{(X+2E)} \times F_s \tag{7}$$

where

- X is the number of times Q-value being updated,
- $\bullet$  E is the number of episodes,
- and  $F_s$  is the operating clock frequency.

The total number of clock cycles required to complete one learning cycle also varies. V1 requires a total of 4X + 3E + 1 clock cycles. The constant 3E is added because for each episode, a transition time of three clock cycles is required. An additional constant of 1 is also added to the total clock cycles due to a setup time of one clock cycle in the beginning of learning cycle. Meanwhile, V2 requires a total of X + 2E clock cycles. The constant 2E is added because after each episode, a transition time of two clock cycles is required. Fig. 14 shows the pipeline staging implemented to increase throughput in V2.

# Dynamic Epsilon with Decreasing ∈ Method

As stated in Section III-B3, V1 uses  $\epsilon$ -greedy algorithm to determine the agent's actions. The algorithm divide the agents actions to exploration and exploitation. Exploration happens when the agent chooses one of the availables action






FIGURE 14: Three stage pipeline in V2 (FARANE-Q)




FIGURE 15: Timing diagram for RL-Parallel Architecture (Our's V1 (Parallel))

randomly while exploitation happens when the agent chooses action with the maximum Q-value. In [37], it is stated that it is good to decrease the rate of exploration as the learning progress. Decreasing the rate of exploration also makes the agent explore many alternatives during the beginning at the learning process and focus on choosing actions with the maximum Q-value at the end of the learning process. While there are readily available decreasing- $\epsilon$  method such as VDBE [38], which adapts the exploration parameter of  $\epsilon$ -greedy

in dependence of the temporal-difference error observed from value-function backups. This method uses a complex equation which uses many hardware resources. Instead, with the same concept of decreasing- $\epsilon$ , we implement a simpler method which use the number of episodes to updates the value of epsilon. Thus,  $\epsilon$  in Eq. (4) is replaced with  $\epsilon_{\delta}$  as described in the following equation:






FIGURE 16: Timing diagram for RL with Parallel and Pipeline Architecture (Our's V2 (FARANE-Q))

$$\sigma = \lfloor \epsilon_{\delta} \cdot (2^L - 1) \rfloor, \tag{8}$$

where L is the number of bits in LFSR and  $\epsilon_{\delta} = \delta \cdot \epsilon$  is the dynamic epsilon with decreasing- $\epsilon$  method. Moreover, the ratio  $\delta$  is calculated as follows:

$$\delta = \frac{\psi - \kappa}{\psi}.$$

where

- $\psi$  is the maximum number of episodes,
- and  $\kappa$  is the number of current episodes or counted episodes.

Note that the dynamic threshold depends on the value of  $\epsilon_\delta$  that changes according to the number of learning episodes  $\kappa$ . The threshold value  $\sigma$  decreases as  $\kappa$  increases until it reaches zero when the maximum episode is reached ( $\psi=\kappa$ ). Since exploration is carried out when the generated random value is smaller than the threshold, the probability of exploration will continue to decrease as learning episodes are increasing. While in V1, as already stated, the probability of exploration is determined by the value of  $\epsilon$  in Eq. (4) and the value is constant throughout the learning process.




FIGURE 17: Hardware setup using Avnet Ultra96 V2 Board

# D. ARCHITECTURE COMPARISON WITH STATE OF THE ART

For the sake of clarity, we summarize our proposed architecture and provide a comparison to the most recent architecture of Q-learning accelerator [12].

First, in terms of system level design, our proposed architecture is intended as a System-on-Chip architecture in stead of a hardware accelerator core. The proposed design does not only connect the HW accelerator to the AXI bus, but it also includes a design of instruction set, a FSM control system,



and a memory map in order to provide configurability. In addition, the proposed architecture also supports HW/SW cosimulation. Hence, we can perform a comprehensive evaluation that covers algorithm performance evaluation, RTL functional simulation as well as FPGA verification. The proposed design is essentially different with the previously designed by Spano *et al.* [12], where the previous design mainly focused on the discussion of the hardware accelerator core with no explanation details on the SoC architecture side.




FIGURE 18: Random Number Generator Comparison between (a) Congruential PRNG [12], [13] vs. (b) Proposed Fibonacci LFSR

Second, in the point of view of hardware accelerator, while the main block components are built on a common fundamental (an environment, a Q-updater, and a policy generator), our proposed design has several improvements on the modules as follows:

- **Data Flow control:** Our design (FARANE-Q) supports both parallel and pipeline techniques on the architecture. The proposed design can maintain throughput at update sample in one clock cycle and hence it obtains a high throughput system. Moreover, we provide detail timing diagrams and their throughput formulations for both parallel and pipeline methods.
- Random Number Generator: Our design employs a Fibonacci LFSR based random generator that allows fast calculation and also requires low-complexity implementation (*e.g.* only XOR logic), while the random generator in [12] is implemented based on congruential PRNG, similar as initially described in [13]. This congruential PRNG based random generator is more complex since it involves more logics to implement multiplications and various combinational logics as shown in Fig. 18.
- Interpreter and Environment: Our design is designed as a grid-wall environment. Our proposed design implements grid-wall environment which is different and more complex with [12]. In this environment, a specific

interpreter architecture is required in order to address this case. In terms of complexity, the wall is more complex than grid-based-only environment, since for the same value of state size, the grid-wall actually implements higher number of state spaces with irregular layout and it actually increases the number of actual number of states. On the other hand, in the grid based, the obstacles have been considered as subset of states.

• **Policy Generator (PG):** In our design, we proposed  $\epsilon$ -greedy based policy generator, where a threshold value is calculated dynamically based on decreasing- $\epsilon$  criteria as described in Eq. (8). Meanwhile, the work in [12] uses  $\epsilon$ -greedy with a constant value of  $\epsilon$ .

TABLE 1: Architecture Comparison with State of The Art

Architecture Features	Span	ò [12]	Proposed		
Design Level	Stano	lalone	lone So		
Pipeline	Y	es	Y	es	
Random Generator	Con.	PRNG	Fibo.	LFSR	
Environment and Interpreter	G	rid	Grid-	-Wall	
Policy Generator	ε-gr	eedy	decrea	sing- $\epsilon$	
Control Design and Memory Map	N	A	Avai	lable	
HW/SW Co-simulation	NA Support			port	
Hardware Implementation Result	S				
Platform	Xilinx ZCU106				
N×Z	128×4				
Bit-Width	16 32 16		32		
Clock (MHz)	158	112	175	175	
LUT	333	682	2098	2521	
Registers	258	606	2193	2350	
LUTRAM	160	320	25	24	
BRAM	NA	NA	20	22	
DSP	3	5	1	1	
Power (mW)	80	142	70	97	

To conclude the architecture comparison, we provide TA-BLE 1 that shows the detailed comparisons on architecture features between [12] and our proposed design. To obtain a fair comparison in terms of the resource utilization data and achievable maximum clock frequency, we implemented our design on the same target device, which is Xilinx Zynq UltraScale+ MPSoC ZCU106 XCZU7EV-FFVC1156-2-E FPGA Board. Furthermore, We also shows a comparison between the 16-bit and 32-bit variation of the architectures. From the obtained results, our proposed design can achieve higher clock frequency performance as well as lower power consumption than [12].

# IV. PERFORMANCE RESULTS AND DISCUSSION

# A. EXPERIMENTAL SETUP

This section discusses the experimental setup that we used for validating the proposed design. The designed system was implemented on Xilinx Ultra96 V2 FPGA platform [17]. The experimental setup includes an FPGA, a display and a host PC, as shown in Fig. 17.

To access the FPGA, we used the PYNQ platform as hardware abstraction layer, which enables the use Python programming language and libraries to program the FPGA



[39]. The PYNQ platform is installed as a Linux boot image in the board SD card memory. The platform then can be accessed through Jupyter Notebook which is run on a PC connected to the FPGA through USB connection.

The host PC accesses the processing system on the FPGA by connecting to the Jupyter Notebook through the web browser and navigating to the available static IP address of the board [40]. The PS will then run a full software Python-based RL model which simulates the RL computations performed by the FPGA. Then, PS will initiate the data environment for learning on PL and start the hardware learning process. Finally, the performances of the model on PS and the architecture on PL can be evaluated together to get the performances of the algorithm/architecture. This HW/SW co-simulation offers comprehensive evaluation where the software simulation act as a benchmark used for comparison with the hardware computation results.

For the simulation, we consider a maze navigation problem, where the agent has four possible directions (Z=4) of actions (up, down, left, and right). While previous studies, such as [12], [13], and [33], also perform simulations with eight possible actions. Our maze simulation differs in terms of moving diagonally, which is the same as taking two of four possible actions (up/down and right/left) sequentially. Therefore, we only consider simulations with four possible actions. However, the proposed system essentially could be expanded to support various number of states and actions by easily modifying the design. The general system parameters used for the experiments are presented in Table. 2.

TABLE 2: System Parameters for Experiment and Simulation

Parameter	Values
Learning Coefficient ( $\alpha$ )	0.625
Discount Factor $(\gamma)$	0.875
Data Representation	Fixed-Point
Bit Width	[n,b]

#### B. HARDWARE RESOURCE

Table 3 shows the implementation results for V1 while Table 4 shows the implementation results for V2. Both designs are implemented with two different datapath (16 and 32 bits) and four different numbers of states (N). In addition, both architecture shown here are implemented at operating frequency of 125 MHz.

Since we employ approximate multiplier, our design does not require DSP at all to calculate the new Q-Value with an exception in V2 (FARANE-Q) which uses a single DSP to implement the multiplication required for threshold changes. The approximate multiplier used is implemented as LUTs. Therefore, the usage of LUT and FF in the FPGA board increases along the bit-width. Additionally, as N increases, the depth of the required BRAM also increases. This justified due to the increase of N results in the increase of memory

TABLE 3: FPGA Utilization of V1 for 16-bit and 32-bit Q-Learning Accelerator block for Z=4 and 125 Mhz clock frequency

# Bit	N	LUT	LUTRAM	FF	BRAM	DSP
16	512	2164	20	1930	17	0
	1024	2173	20	1932	21	0
10	2048	2173	20	1938	32	0
	4096	2174	20	1944	62	0
	512	2690	20	2074	17	0
32	1024	2675	20	2076	21	0
32	2048	2699	20	2107	32	0
	4096	2706	20	2088	62	0

TABLE 4: FPGA Utilization of V2 (FARANE-Q) for 16-bit and 32-bit Q-Learning Accelerator block for Z=4 and 125 Mhz clock frequency

# Bit	N	LUT	LUTRAM	FF	BRAM	DSP
	512	2111	25	2177	20	1
16	1024	2114	25	2178	22	1
10	2048	2106	25	2187	28	1
	4096	2125	25	2198	56	1
	512	2493	24	2350	22	1
32	1024	2497	24	2351	24	1
	2048	2486	24	2360	32	1
	4096	2513	24	2371	64	1

usage to store the Q-Matrix, reward table, and state transition matrix.

It can be noted that the implementation results presented are shown only for agent with 4 available actions (Z=4). This is due to our experiments focused on solving maze navigation cases with 4 possible actions. However, our design can be modified to support other cases which required more than 4 actions by increasing the parallelization of the design. The modification will result in an increase in the amount of BRAM used, the number of binary tree stages in the MAX module, the number of inputs to the multiplexer used to select the Q-value, and the required bit to represent all available actions.

# C. POWER CONSUMPTION

Table 5 shows the dynamic power consumption for V1 and V2. The data shown are obtained from the implementation report of both architecture. Variation of implementations are similar with the one used for IV-B.

Similar to the resource utilization results, as N increases, the dynamic power consumption also rises. While compared to each other, V1 consumes more power than V2. This is justified due to higher LUTs required for V1.

# D. ACCURACY

In order to evaluate accuracy of the proposed algorithm, we created a Python simulation as our benchmark to produce Q-Matrix with double precision floating-point. This simulation serves as a golden reference for comparison with the Fixed-Point representation of Q-Matrix read from the BRAM. Each




FIGURE 19: Average error rate for each variation of fraction bits throughout different maze environment size.

TABLE 5: Power consumption of V1 and V2 for 16-bit and 32-bit Q-Learning Accelerator block for Z=4 and 125 Mhz clock frequency

# Bit	N	Powe V1	r (mW) V2	
	512	72	48	
16	1024	82	52	
	2048	105	62	
	4096	163	101	
	512	85	68	
32	1024	94	72	
	2048	117	90	
	4096	177	149	

architecture have their own software simulation due to a difference in action-policy implemented. In this evaluation, the accuracy metric is measured as an error rate, which can be calculated by using the following equation:

$$err = \frac{\sum_{i=0}^{N} \sum_{j=0}^{Z} \frac{|Q(s_i, a_j) - \hat{Q}(s_i, a_j)|}{|\hat{Q}(s_i, a_j)|}}{N \cdot Z}, \tag{9}$$

where N is number of states, Z is number of actions,  $Q(s_i,a_j)$  is the Q-Matrix read from BRAM and  $\hat{Q}(s_i,a_j)$  is the Q-Matrix from simulation used as as the reference.

The experiment are carried out with 2 different maze environment with different total number of states (N). Each maze environment are run through each architectures with a randomized start and terminal state. Then, the resulting Q-Matrix is compared to Q-Matrix from each architecture's golden reference to calculate the error rate. The experiment is then repeated with another randomized start and terminal state and the whole is reiterated several times.

The experiment are also carried out with a different variation of fraction bits which are detailed in Table 6. Both V1 and V2 uses signed 32 bit fixed-point representation for this experiment. The fixed-point format are used to represent all the variables directly used for Q-value calculation,

which are  $Q_{new}(s_t, a_t)$ ,  $Q(s_t, A)$ ,  $Q(s_{t+1}, A)$ , and  $r_t$ . This format are all the same throughout all of the modules in both architecture while other variables used their own bit representation which match each required range and value representation. With the described configuration, changing the fraction bits width only requires the user to re-initialize the reward matrix with the desired fraction bits width through the PYNQ interface. Thus, there is no need to re-synthesize both architectures. From our software simulation, we found out that the minimum and maximum value for the Q-Matrix is -16.89 and 10.0. Thus, the minimum integer bit needed is 6 bits (5 bits integer with a sign bit).

TABLE 6: Parameter variation for Accuracy Experiment

Parameter	Variations				
$N \times Z$	$[100 \times 4, 400 \times 4]$				
Fraction Bits	[8, 9, 10, 11, 12, 14, 16, 18, 20, 22, 24, 26]				

Fig. 19 shows the average error rate results for each fraction bits variations throughout several iterations of the mentioned experiment procedure. The same error rate percentage is obtained for V1 and V2. For testing on the maze with N=100, the error rate is in the range of 0.4% to 0.005% with an error difference of about 0.5%. As for the results in the maze with N=400, the error rate is in the range of 1.2% to almost 0% with an error difference of about 0.2%. Despite this, the error difference between the two results is still very small (<1%) for both maze cases.

The experimental results also show that the error rate decreases as the number of fraction bits increases. The change in error rate is not significant when the number of fraction bits exceeds 16. However, when the fraction bits is less than 16, it can be seen that the error rate for N=100 is smaller than the result for N=400. This is because with higher number of possible states, the number of states with different number of visitation is also higher, which leads to higher difference



of Q-values. However, despite the error rate, the produced Q-matrix is still optimal to guide the agent to reach the terminal state.

#### E. COMPUTATION TIME

An experiment was conducted to calculate the time required to carry out learning on both implemented designs. The RL algorithm was executed with several variations in the number of learning episodes. A software model of the Q-learning algorithm is also run on a 2.6 GHz Intel Core i7 CPU and an ARM CPU as standard for comparison. Fig. 20 shows the results of the computational time that has been measured. In comparison with the two software model calculations, a significant reduction in computation time was obtained. Compared to computation run on i7 CPU, an average reduction in computation time by  $70\times$  for V1 and  $199\times$  for V2 (FARANE-Q) was achieved. While compared to computation run on ARM CPU, an average reduction in computation time by  $452\times$  for V1 and  $1277\times$  for V2 (FARANE-Q) was achieved.




FIGURE 20: Execution time of Maze problem with only software and with accelerator

TABLE 7: Throughput Calculation for V1 for 125 Mhz clock frequency

Learning Episode	Q-value Updates	Learning Time (ms)	Eq. (6) (MSps)	Throughput (MSps)
1000	173130	5.564	31.11	31.11
1500	257493	8.276	31.11	31.11
2000	340124	10.932	31.11	31.11
5000	879446	28.263	31.12	31.12
10000	1639043	52.690	31.11	31.11
	Average		31.11	31.11

Meanwhile, when compared to each other, V2 (FARANE-Q) is faster than V1 (Parallel). Where the computation time of V2 (FARANE-Q) is 2.8× shorter than the computation time of V1. It's also worth noting that (FARANE-Q) computes




FIGURE 21: Number of Q-value updates made for various learning episodes

TABLE 8: Throughput Calculation for V2 for 125 Mhz clock frequency

Learning	Q-value	Learning	Eq. (7)	Throughput
Episode	Updates	Time (ms)	(MSps)	(MSps)
1000	261946	2.112	124.052	124.052
1500	374635	3.021	124.006	124.006
2000	496753	4.006	124.001	124.000
5000	1139632	9.197	123.912	123.911
10000	2213146	17.865	123.880	123.879
	Average		123.970	123.969

faster with an average of  $1.4\times$  more Q-updates than V1, which is shown in Fig. 21.

Although the two architectures are working on the same problem, the difference in the number of writes is due to the different action-policy used by each architecture. As explained in Section IV-D, V1 uses  $\epsilon$ -greedy with an  $\epsilon$  value of 0.3. The value is hard-coded directly in the architecture. Therefore, the probability of V1 to perform exploration is less than its probability to perform exploitation. Although the probability of exploration stays the same throughout the the learning process, the overall number of steps taken is less than in V2 (FARANE-Q). In contrast to V1, V2 (FARANE-Q) uses decreasing- $\epsilon$ , where the epsilon value decreases from 0.875 to 0 as the number of episodes increases. Because of this, its probability to perform exploration early in the learning process is almost absolute. Thus the number of steps taken is a lot more. Therefore, V2 (FARANE-Q) updates more Q-values than V1 because the number of actions it takes during the learning process is a lot more than V1.

Furthermore, from these two results we can evaluate the throughput results, where the throughput is calculated as the number of updated Q-values within learning time (at a specified episodes). At same clock frequency of 125 MHz, the V1 can achieve an average throughput of 31.11 MSps, while the

average throughput of V2 (FARANE-Q) can achieve up to 123.969 MSps. This achievable throughput of V2 (FARANE-Q) is approximately  $3.98\times$  improvement from V1. Table 7 and 8 shows the detailed throughput calculations for each learning episodes.




FIGURE 22: Cumulative rewards

# F. CUMULATIVE REWARD

To further show a convergent learning outcomes, cumulative reward experiments were carried out. The cumulative reward is defined as [23]:

$$R = \sum_{i=1}^{T} \gamma^i r_i,$$

where T is the total time steps for an episode and  $\gamma$  is a discount factor ranged from 0 to 1. In this case, we take the discount factor  $\gamma=0.875$ .

As we know, agent receive rewards according to the actions taken and in one learning episode the agent will perform many actions. Thus, the accumulation of rewards received by the agent in one episode can show how the resulting policy performance is. A positive reward is only given to the agent when the selected action makes the agent reach its goal state while other actions will be given negative rewards. As the number of action needed by the agent to reach its goal state increase, the cumulative reward value decrease. Thus, a minimum action will show a maximum cumulative reward.

Fig. 22 shows how the cumulative reward changes as the learning episodes increase. The two graphs, in red and orange, show the learning processes performed in V1 (Parallel), while the green and blue graphs show the learning processes performed in V2 (FARANE-Q). A comparison is also shown with a software-based learning that model each architecture, labeled as SWV1 and SWV2. Moreover, the hardware-based learning processes are labeled as HWV1 and HWV2. Both V1 and V2 (FARANE-Q) shows similar results compared to their respective software models, even with the use of

approximated multiplier. In the early learning episodes the cumulative rewards is minimum as the agent tend to choose action randomly resulting in many actions to reach its terminal state. But as the episode increases, the cumulative reward also increases and converge to the maximum cumulative reward possible.

When compared to each other, the effect of different threshold equation is shown in Eq. (4) for V1 (Parallel) and Eq. (8) for V2 (FARANE-Q). Since V1 uses a constant threshold, the probability of random actions stays constant throughout the learning process. This results in a relatively flat line after around 150 learning episodes were performed. A small fluctuation with a margin of  $\pm 3\%$  is due to random actions are still taken by the agent in V1, while as V2 (FARANE-Q) uses a dynamic threshold, which decrease the probability of random actions as the learning progress. This results in a gradual increase in cumulative reward as the learning episode progress. The cumulative reward at near the end of the learning process performed on V2 does not vary as much compared to beginning of the learning process. This is due to only greedy actions are chosen at episodes nearing the end of learning process.

# G. COMPARISON WITH OTHERS

Table 9 shows the comparison of our two architectures with other works. To get a fair comparison, from the available data sources for each work, we tried to select the results with the closest number of N and Z to each other. In addition, we also calculated area efficiency and energy efficiency for each work as a form of normalization. The efficiency area is calculated using Eq. 10 and the energy efficiency is calculated using Eq. 11 as follows [41]:

$$A_{eff} = \frac{Throughput}{\frac{LUT}{1000} \times G},\tag{10}$$

$$E_{eff} = \frac{Throughput}{Power \times G},\tag{11}$$

where  $A_{eff}$  and  $E_{eff}$  are the area efficiency and energy efficiency for an agent, respectively, and G is the number of agents. The better performances are indicated by the larger values of area and/or energy efficiencies. Note that the more agents are working in parallel, the more Q-values are produced.

It should be noted that through Section IV-B to IV-F, the V1 and V2 (FARANE-Q) use clock frequency of 125 MHz. However, in this section, we also added the V2 (FARANE-Q) with clock frequency of 150 MHz, for both 32 and 16 bits fixed precision. The detail utilization values and the achieved throughput are shown in Table 9.

The work in [14] uses a neural network to estimate the Q-value and replace the Q-matrix. Their work shows results from two different architecture. One design uses a single neuron while another uses a multi-layer perceptron (MLP). We chose to compare our design with the single neuron architecture due to it is the only one with a clear hardware



Reference	P. Gan. et al.	Spanò	, et al.	Da Silva, et al.	Y. Men et al.	Proposed V1	Proposed V2	
	[14]	[1	2]	[13]	[33]	(Parallel) (FARANE		ANE-Q)
Design Level	Standalone Core					System on Chip		
Platform	Xilinx	Xil	inx	Xilinx	Xilinx	Xilinx		
	Vertex-7	ZCU	J106	Virtex-6 ML60	UltraScale+	Ultra96-V2		
Technology (nm)	28	1	6	40	16		16	
Architecture	NNQL	Appro	ximate	-	Pipeline	Approximate	Approx. (	Computing,
	(Perceptron)	Comp	outing		Staging	Computing	Paralle	l Staging
Parallelization	-	7	Z	N	Z	Z		Z
Action Policy	-	rano	dom	random	$\epsilon$ -greedy	$\epsilon$ -greedy	decreasing- $\epsilon$	
Number of Agents (G)	single	sin	gle	single	double	single	single	
N×Z	$24 \times 9$	128	$\times 4$	$132 \times 4$	$64 \times 8$		$128 \times 4$	
Clock Freq (MHz)	50	158	112	NA	189	125	1	50
Bit Width	NA	16	32	30	16	32	32	16
DSP	17	3	5	370	4	0	1	1
LUT	12253	333	682	77574	172	2655	2498	2086
LUT-RAM	NA	160	320	NA	NA	20	24	24
Registers	NA	258	606	13175	345	2076	2351	2188
BRAM	15	N	A	NA	NA	21	24	18
Throughput (MSps)	2.34	158	112	13.4	189	31.11	148.55	145.46
Power (mW)	1916	80	142	78	80	94	91	59
Area Eff. (MSps/1KLUT · Agent)	0.19	320.49	111.78	0.17	549.42	11.63	58.90	68.94
Energy Eff. (MSps/W · Agent)	1.22	1975	788.73	171.79	1180	330.96	1632.42	2465.42
Ratio (16-Bit FARANE-Q/other)	2018.69×	1.25×	3.13×	14.35×	2.08×	7.45×	1.51×	$1 \times$

TABLE 9: Comparison with other works

utilization data. Compared to ours the design required more resource in LUT and achieved lower clock frequency.

The work in [13] is the first complete implementation of accelerator for RL. Their work implements an architecture that focuses on parallelization based on the number of available states. While the implementation allows the computation of Q-values for each available states simultaneously, only one of the Q-values will be updated to the Q-matrix. Thus, this parallelization seems redundant. The architecture uses only LUT, DSP, and Register. The LUT and DSP are used to implement the processing module while the register are mainly used to store the required values. For 30 bit width configuration, with N=132 and Z=4, the work in [13] require much higher amount of hardware resources. While there are no available information of the achieved clock frequency, the architecture achieves throughput of 13.4 MSps, which is lower compared to both of our architectures. With its higher number of LUTs and lower throughput, the work area efficiency is much lower than ours. However its should be noted that the architecture is implemented in a different platform than ours which may affect its difference in power consumption and achieved throughput.

The work in [12] implements an architecture that focuses on parallelization based on the number of available actions. This work is also the base for both of our architectures. With the implementation of approximated multiplier, [12] only requires a small amount of DSP compared to [13]. According to the presented data in [12], despite the same configuration of 32-bit width, N=128, and Z=4, their design requires much smaller hardware resources compared to both of our architectures. Thus, their design able to achieve area efficiency of 111.78 MSps/1KLUT per agent, which is higher than ours. However, the energy efficiency of this archi-

tecture, which is 788.73 MSps/W per agent, is lower than V2 (FARANE-Q) due to its high dynamic power consumption of 142 mW, despite its low resource utilization. This also applies to the 16-bit variation of their design. The design achieves a higher clock frequency of 158 MHz. Due to the higher clock frequency and even the lower hardware resources than their 32-bit counterpart, their design achieves area efficiency of 320.49 MSps/1KLUT per agent and energy efficiency of 1975 MSps/W per agent.

Finally, we compare our proposed architectures with [33]. In [33], similar to V2 (FARANE-Q), pipeline architecture is also proposed but uses no approximate computing. It also uses  $\epsilon$ -greedy algorithm for determining the actions. However, in our proposed method V2 (FARANE-Q), we use dynamic  $\epsilon$ -greedy with decreasing- $\epsilon$ . Another uniqueness of [33] is the use of multi-agent, in this case double agents. Thus, the throughput is contributed from two agents that work in parallel. Compared to ours and other work presented here, [33] has the highest throughput of 189 MSps by using double agent and our V2 (FARANE-Q) has the second highest with a throughput of 148.55 MSps by only an agent. With its area efficiency of 549.42 MSps/1KLUT per agent, this architecture also able to achieve the highest area efficiency compared to others. This is possible due to its small LUT utilization and high throughput. Probably, they did not include the overall SoC utilization such as processing system and memories altogether with its connections. It is shown by the absence of the numbers of BRAM and LUT-RAM (Not-Available/NA) in the paper. Thus, by Eq. (11) that considers the number of agents used, our 16-bit FARANE-Q has the highest energy efficiency, which is  $2.08 \times \text{higher}$  than [33].



#### V. CONCLUSION

In this paper, we have proposed a scalable and configurable Reinforcement Learning system in SoC architecture. The designed system is capable of performing RL algorithm in variable system parameters, such as different size of stateaction, random layout of floorplan (state transition), and system configurations. Hence, it can be deployed for different applications of RL with various system configuration. Experimental results showed that our FARANE-Q achieves acceleration ratio up to around  $1795 \times$  and  $280 \times$  compared to embedded ARM on Zyng and Intel i7 processor, respectively. In addition, the employed fraction-bit optimization and approximate computing techniques provide a low complexity design, with a lower LUTs and without DSPs implementation as well as low error rate up to below than 0.4% for more than 8 fraction bits. Our parallel and pipeline architecture FARANE-Q also achieves high throughput 148.55 MSps with higher clock frequency of 150 MHz. Finally, the proposed FARANE-Q outperforms others in energy efficiency up to more than  $2000\times$ .

#### **ACKNOWLEDGEMENT**

This work is partially supported by ITB research program 2021. The authors acknowledge Handi Nugroho Setiawan for the early data for Version 1.

# **REFERENCES**

- R. S. Sutton and A. G. Barto, Reinforcement Learning: An Introduction, 2nd ed. Cambridge, MA, USA: MIT Press, 2014.
- [2] T. Johannink et al., "Residual Reinforcement Learning for Robot Control," 2019 International Conference on Robotics and Automation (ICRA), pp. 6023-6029, 2019.
- [3] B. Zuo, J. Chen, L. Wang and Y. Wang, "A reinforcement learning based robotic navigation system," 2014 IEEE International Conference on Systems, Man, and Cybernetics (SMC), pp. 3452-3457, 2014.
- [4] S. Gu, E. Holly, T. Lillicrap and S. Levine, "Deep reinforcement learning for robotic manipulation with asynchronous off-policy updates," 2017 IEEE International Conference on Robotics and Automation (ICRA), pp. 3389-3396, 2017.
- [5] S. Shao, et al., "Towards hardware accelerated reinforcement learning for application-specific robotic control," 2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP), 2018.
- [6] N. C. Luong et al., "Applications of deep reinforcement learning in communications and networking: A survey," in *IEEE Communications* Surveys & Tutorials, vol. 21, no. 4, pp. 3133-3174, 2019.
- [7] Z. Xu et al., "Experience-driven networking: A deep reinforcement learning based approach," IEEE INFOCOM 2018 IEEE Conference on Computer Communications, pp. 1871-1879, 2018.
- [8] C. Yu, et al., "Reinforcement Learning in Healthcare: A Survey", arXiv, 1908.08796v4, April 2020.
- [9] A. Coronato, et al., "Reinforcement learning for intelligent healthcare applications: A survey", Artificial Intelligence In Medicine, vol. 109, 2020.
- [10] Tuyen Pham Le, et al., "A2GAN: A Deep Reinforcement-Based Learning Algorithm for Risk-Aware in Finance", IEEE Acces, vol. 9, pp. 137165 -137175, Oct 2021.
- [11] G. Hinton, T. Sejnowski, Unsupervised Learning: Foundations of Neural Computation, MIT Press, 1999.
- [12] S. Spanò et al., "An efficient hardware implementation of reinforcement learning: The Q-learning algorithm," in IEEE Access, vol. 7, pp. 186340-186351, 2019.
- [13] L. M. D. Da Silva, M. F. Torquato and M. A. C. Fernandes, "Parallel implementation of reinforcement learning Q-Learning technique for FPGA," in IEEE Access, vol. 7, pp. 2782-2798, 2019.

- [14] P. Gankidi and J. Thangavelautham, "FPGA Architecture for Deep Learning and its application to Planetary Robotics," *IEEE Aerospace Conference Proceedings*, 2017.
- [15] S. S. Sahoo, A. R. Baranwal, S. Ullah, and A. Kumar, "MemORel: A memory-oriented optimization approach to reinforcement learning on embedded systems," *GLSVLSI'21*, pp. 339-346, 2021.
- [16] A. R. Baranwal, S. Ullah, S. S. Sahoo, and A. Kumar, "ReLAccS: A multilevel approach to accelerator design for reinforcement learning on FPGA-based systems," *IEEE TCAD*, vol. 40, no. 9, pp. 1754-1767, Sept. 2021.
- [17] Avnet, (2021), Accessed: Nov. 03, 2021. [Online]. Available: https://www.avnet.com/wps/portal/us/products/new-productintroductions/npi/aes-ultra96-v2/
- [18] J. Lee, et al., "OmniDRL: A 29.3 TFLOPS/W deep reinforcement learning processor with dualmode weight compression and on-chip sparse weight transposer," 2021 Symposium on VLSI Circuits, pp. 1-2, 2021.
- [19] R. Berdan et al., "In-memory reinforcement learning with moderately-stochastic conductance switching of ferroelectric tunnel junctions," 2019 Symposium on VLSI Technology, pp. T22-T23, 2019.
- [20] A. Amravati, S. B. Nasir, S. Thangadurai, I. Yoon and A. Raychowd-hury, "A 55nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots," 2018 IEEE International Solid-State Circuits Conference (ISSCC), pp. 124-126, 2018.
- [21] S. -C. Kao, G. Jeong and T. Krishna, "ConfuciuX: Autonomous hardware resource assignment for DNN accelerators using reinforcement learning," 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 622-636, 2020.
- [22] F. Tu, et al., "Evolver: A deep learning processor with on-device quantization-voltage-frequency tuning," *IEEE Journal of Solid-State Circuits*, vol. 56, no. 2, pp. 658-673, Feb. 2021.
- [23] J. Yang, S. Hong and J. -Y. Kim, "FIXAR: A fixed-point deep reinforcement learning platform with quantization-aware training and adaptive parallelism," 2021 58th ACM/IEEE Design Automation Conference (DAC), pp. 259-264, 2021.
- [24] Y. Wang, M. Wang, B. Li, H. Li and X. Li, "A many-core accelerator design for on-chip deep reinforcement learning," 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), pp. 1-7, 2020.
- [25] Y. G. Kim and C. -J. Wu, "AutoScale: Energy efficiency optimization for stochastic edge inference using reinforcement learning," 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 1082-1096, 2020.
- [26] H. Cho, P. Oh, J. Park, W. Jung, and J. Lee, "FA3C: FPGA-accelerated deep reinforcement learning," 24th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '19), pp. 499–513, 2019.
- [27] Y. Li, I. -J. Liu, Y. Yuan, D. Chen, A. Schwing and J. Huang, "Accelerating distributed reinforcement learning with in-switch computing," 2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA), pp. 279-291, 2019.
- [28] H. Zheng and A. Louri, "An energy-efficient network-on-chip design using reinforcement learning," 2019 56th ACM/IEEE Design Automation Conference (DAC), pp. 1-6, 2019.
- [29] T. Lin, D. Penney, M. Pedram and L. Chen, "A deep reinforcement learning framework for architectural exploration: A routerless NoC case study," 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 99-110, 2020.
- [30] Y. Fenjiro and H. Benbrahim, "Deep Reinforcement Learning Overview of the state of the Art," *Journal of Automation, Mobile Robotics and Intelligent Systems*, pp. 20-39, 2018.
- [31] M. Wiering and M. van Otterlo, *Reinforcement Learning State-of-the-Art*, Springer, Berlin, Heidelberg, 2012.
- [32] L. Baird, "Residual algorithms: Reinforcement learning with function approximation," in Machine Learning Proceedings, pp. 30 – 37, 1995.
- [33] Y. Meng, et al., "QTAccel: A Generic FPGA based design for Q-Table based reinforcement learning accelerators," 2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2020.
- [34] Xilinx, (2017), Accessed: Jun. 07, 2022. [Online]. Available: https://docs.xilinx.com/v/u/en-US/ug1037-vivado-axi-reference-guide
- [35] G. C. Cardarilli, et al., "An action-selection policy generator for reinforcement learning hardware accelerators," In International Conference on Applications in Electronics Pervading Industry, Environment and Society, pp. 267-272, 2020.



[36] A. K. Panda, P. Rajput, and B. Shukla, "FPGA implementation of 8, 16 and




NANA SUTISNA received the B.S. degree in Electrical Engineering and M.S. degree in Microelectronics, both from Bandung Institute of Technology, Indonesia, in 2005 and 2011 respectively. He received his Ph.D. degree Computer Science and Electronics from Kyushu Institute of Technology in 2017. From 2017 to 2020, he was a Post-Doctoral Fellow with the Department of Computer Science and System Engineering, Kyushu Institute of Technology. He is currently with Institut

Teknologi Bandung as Lecturer. His research interests include VLSI Design, Baseband Wireless System Design, AI Processor design, and HW/SW Codesign and Co-verification.



ANDI M. RIYADHUS ILMY received his B.Sc. in electrical engineering from Institut Teknologi Bandung, Indonesia, in 2022. Currently, he is also working as a researcher at ITB Microelectronic Center. His research interests include Computer Architecture, Artificial Intelligence, VLSI Design, and embedded systems.



- [37] M. A. Wiering, Explorations in Efficient Reinforcement Learning, PhD diss., PhD thesis, University of Amsterdam/IDSIA, 1999.
- [38] M. Tokic, "Adaptive ε-greedy exploration in reinforcement learning based on value differences," In Annual Conference on Artificial Intelligence, pp. 203-210, 2010.
- [39] PYNQ, (2021), Accessed: Jun. 08, 2022. [Online]. Available: http://www.pynq.io/
- [40] Connecting to Jupyter Notebook, (2018), Accessed: Jul. 22, 2022. [On-line]. Available: https://pynq.readthedocs.io/en/v2.5/getting\_started.html
- [41] M. Rothmann and M. Porrmann, "A Survey of Domain-Specific Architectures for Reinforcement Learning," in *IEEE Access*, vol. 10, pp. 13753-13767, 2022.



RAHMAT MULYAWAN received his B.Eng. in EE from ITB (Indonesia) in 2008 and M.Sc. in EE from TU Delft (the Netherlands) in 2011. He is a member of the Microelectronics Centre, ITB. His research interests include intelligent signal processing, MIMO systems, and transceiver design for optical wireless communications.



INFALL SYAFALNI received the B.Eng. degree in electrical engineering from the Institut Teknologi Bandung (ITB), Bandung, Indonesia, in 2008, the M.Sc. degree in electronic engineering from the University of Science Malaysia (USM), Penang, Malaysia, in 2011, and the Dr. Eng. degree in engineering from the Kyushu Institute of Technology (KIT), Iizuka, Fukuoka, Japan, in 2014. From 2014 to 2015, he has held a research position with KIT, Iizuka, Fukuoka, Japan. From 2015 to

2018, he has held an ASIC engineer with the ASIC Development Group, Logic Research Company Ltd., Fukuoka, Japan. In 2019, he joined Institut Teknologi Bandung, Bandung, Indonesia, where he is currently an assistant professor in the School of Electrical Engineering and Informatics and a researcher at the University Center of Excellence on Microelectronics, ITB. His current research interests include logic synthesis, logic design, VLSI design, efficient circuits and algorithms.



TRIO ADIONO received a B.Eng. in electrical engineering and an M.Eng. in microelectronics from Institut Teknologi Bandung, Indonesia, in 1994 and 1996, respectively. He obtained his Ph.D. in VLSI Design from the Tokyo Institute of Technology, Japan, in 2002. He holds a Japanese Patent on a High Quality Video Compression System. He is now a Professor at the School of Electrical Engineering and Informatics, and also serves as the Head of IC Design Laboratory, the Microelectron-

ics Center, Institut Teknologi Bandung. His research interests include VLSI design, signal and image processing, VLC, smart cards, and electronics solution design and integration.

0 0