

Date: _____

Day: _____


Assignment #3

Digital Logic Design


DLD

Q1 Latches


(a) Active Low SR Latch (NAND latch)



(b) Active High SR Latch (NOR latch)



(c)



SR Latch Truth Table:

S	R	Q	\overline{Q}
0	0	Q	\overline{Q}
0	1	0	1
1	0	1	0
1	1	Invalid	Invalid

Notes: (a) When S=R=0, the output remains unchanged (hold). (b) When S=R=1, the output is invalid.

Day:

CamScanner

Date: _____

Day: _____

— derive the characteristic table.

PN \ Q _n	0	1
00		
01		1
11	1	1
10	1	
$\begin{array}{r} \text{P} \text{ N} \\ \hline 11 \text{ } 0 \\ 100 \end{array}$		$\begin{array}{r} \text{P} \text{ N} \\ \hline 011 \\ 111 \end{array}$
$\begin{array}{r} \text{P} \text{ } \text{Q} \\ \hline 100 \end{array}$		$\begin{array}{r} \text{N} \text{ } \text{Q} \\ \hline 111 \end{array}$

$$Q_{n+1} = \overline{P}Q_n + NQ_n$$

— Tabulate the excitation table.

Q _n	Q _{n+1}	P	N
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

— Show how the PN flip flop can be converted to a D flip flop.

P N
excitation table

Q _n	Q _{n+1}	P	N
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

D
characteristic table.

D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

D	Q _n	Q _{n+1}	P	N	Mapping P on K map.
0	0	0	0	X	
0	1	0	X	0	
1	0	1	1	X	
1	1	1	X	1	


D \ Q _n	0	1	P, N
0		X	10
1	1	X	11

Date: _____


Day: _____

Q3
part a

Mapping N on K map.



$P = D$
 $N = \bar{D}$
 D from PN



Q2
part b.

