FoE Practice Test (Fall 2024) SE201T - Digital Logic Design

Name: Time allowed: 1 hou

Roll No .: Maximum Marks: 20

Instructions

- a. This test exam will assess your CLOs as per OBE.
- b. It is a CLOSED BOOK/NOTES exam.
- c. Part I has TWO (2) questions/problems with a,b part for which you are required to provide the solution in the given space.
- d. If you are found cheating or helping others cheat, your test will be cancelled and disciplinary action will be taken.

CLOs

- 1. Apply the concept of different number systems and representations, to perform number system conversions and arithmetic
- Apply the concepts of Boolean algebra and logic simplification to realize simplified designs of combinational and sequential
- 3. Demonstrate the design of sequential circuits from their respective finite state machine representations.

	Total			
Q1a – CLO1 (5)	Q1b – CLO2 (5)	Q2a – CLO2 (5)	Q2 – CLO2 (5)	(20)


Instructor: Ms. Aqsa Khalid

Teaching Assistant: Ms. Areesha Sami

Signature:

PART I

(5 marks) Q1) a-Design an optimized solution for 8-to-1 line multiplexer using 4-to-1 and 2-to-1 line multiplexer.




Q2) a-


A majority circuit is a combinational circuit whose output is equal to 1 if the input variables have more 1's than 0's. The output is 0 otherwise.

(a) Design a 3 input majority circuit by finding the circuit's truth table, Boolean equation, and a logic diagram.

(b) How many nand gates (2 inputs) are needed to implement this function f. Show derivation with law names also at each step.


Sol":	700	4 2	IFI	Kmap for F	
	0	00	0	143	
	0	0 1	0	2 00,01 1110	
	ರ	10	0	0 0 0 0 11/0	
	0		1	- 10000	
		00	0		ABC
		10	1	F= YZ+ xZ+ xY BC + AC+ AB	X X Z
			1		
	Sala		1	n y 2	
				1 +1 Dy2	
				1 1 72	TF
					ゴ /
				1 7 27	
the state of the	(1)		E MAN SELLY		





A special 4–to–6-line decoder is to be designed. The input codes used are 000 through 101. For a given code applied, the output *Di*, with *i* equal to the decimal equivalent of the code, is 1 and all other outputs are 0. Design the decoder with a 2–to–4-line decoder, a 1–to–2-line decoder, and six 2-input AND gates, such that all decoder outputs are used at least once.

4-60-6



Q2) b-

A combinational circuit is defined by the following three Boolean functions:

$$F_1 = \overline{X + Z} + XYZ$$

$$F_2 = \overline{X + Z} + \overline{X}YZ$$

$$F_3 = X\overline{Y}Z + \overline{X + Z}$$

Design the circuit with a decoder and external OR gates.

$$FI = \overline{X + Z} + XYZ$$

$$F2 = \overline{X + Z} + \overline{X}YZ$$

$$F3 = X\overline{Y}Z + \overline{X+Z}$$

First we express the functions in minterm canonical form by expanding the second term with the missing literal:

Le
$$F_1 = \overline{X+Z} + XYZ$$

 $= (\overline{X}.\overline{Z}) + (XYZ)$
 $= (\overline{X}.\overline{Z})(Y + \overline{Y}) + (XYZ) (: Y + \overline{Y} = 1)$
 $= \overline{X}Y\overline{Z} + \overline{X}Y\overline{Z} + XYZ$
 $: F_1 = \sum_{i=1}^{n} m(0, 2, 7)$

Step 2 of 4

$$F2 = \overline{X} + \overline{Z} + \overline{X}YZ$$

$$= (\overline{X}.\overline{Z}) + \overline{X}YZ$$

$$= (\overline{X}.\overline{Z}).(Y + \overline{Y}) + (\overline{X}YZ) \qquad (\because Y + \overline{Y} = 1)$$

$$= \overline{X}Y\overline{Z} + \overline{X}\overline{Y}\overline{Z} + \overline{X}YZ$$

$$F2 = \sum_{i} m(0,2,3)$$

Step 3 of 4

$$F3 = X\overline{Y}Z + \overline{X + Z}$$

$$= (X\overline{Y}Z) + (\overline{X}.\overline{Z})$$

$$= (X\overline{Y}Z) + (\overline{X}.\overline{Z})(Y + \overline{Y}) \quad (\because Y + \overline{Y} = 1)$$

$$= X\overline{Y}Z + \overline{X}Y\overline{Z} + \overline{X}Y\overline{Z}$$

$$F3 = \sum_{i} m(0,2,5)$$

Step 4 of 4

The circuit is designed by using one 3 - to -8 decoder.

