20. Using structural modeling, write code for a Verilog module that uses only the nand gate primitive to implement the NAND-only circuit derived in step 4. [2] module my\_func (A,B,C,D,F); input A, B, C, D; output F; wire NOT\_A, NOT\_B, NOT\_C; wire NOT\_A\_NAND\_NOT\_B, NOT\_C\_NAND\_D, ABD, nand1, nand2; nand(NOT\_A, A, A); nand(NOT\_B, B, B); nand(NOT\_C, C, C); nand(NOT\_A\_NAND\_NOT\_B, NOT\_A, NOT\_B); nand(NOT\_C\_NAND\_D, NOT\_C, D); nand(ABD, A, B, D); nand(nand1, NOT\_A\_NAND\_NOT\_B, NOT\_A\_NAND\_NOT\_B); nand(nand2, NOT C NAND D, NOT C NAND D); nand(F, nand1, nand2, ABD); endmodule 21. Write code for a test bench module that tests the above module for all combinations of A, B, C and D. [1] module test\_my\_func; reg A, B, C, D; wire F: my\_func func\_1 (.A(A), .B(B), .C(C), .D(D), .F(F)); initial begin A = 0; B = 0; C = 0; D = 0; #100; A = 0; B = 0; C = 0; D = 1; #100; A = 0; B = 0; C = 1; D = 0; #100; A = 0; B = 0; C = 1; D = 1; #100;

A = 0; B = 1; C = 0; D = 0; #100;

A = 0; B = 1; C = 0; D = 1; #100;

A = 0; B = 1; C = 1; D = 0; #100;

A = 0; B = 1; C = 1; D = 1; #100;

```
A = 1; B = 0; C = 0; D = 0; #100;

A = 1; B = 0; C = 0; D = 1; #100;

A = 1; B = 0; C = 1; D = 0; #100;

A = 1; B = 0; C = 1; D = 1; #100;

A = 1; B = 1; C = 0; D = 0; #100;

A = 1; B = 1; C = 0; D = 1; #100;

A = 1; B = 1; C = 1; D = 0; #100;
```

A = 1; B = 1; C = 1; D = 1; #100;

end

## endmodule

- 22. Fill in the truth table of G in Table 4.2 according to the timing waveforms obtained after running the simulation. Verify that the truth table corresponds to the minterms of G. Show simulation results to the lab engineer to obtain credit.[2]
- 23. Take clear screenshots of code of all modules of this task and the simulation timing waveforms and paste them in your WORD file such that all fit on no more than two pages. Make sure that screenshots are legible.



