
Clocked Sequential Circuit Analysis * Reverse of design-given a circuit, derive the state diagram. Procedure: 1) Identify flip flops that hold the state into. 2) Identify outputs 3) Write down logic-eqns for outputs && FF inputs.

(FF imput equs help me sigure out the next state) * got state diagram & state table *



Need the transitions *

Curr. State	I Ti				I Joko				next state (q,o,q,)			
or, 90	00	βĄ	10			96 (1)	_	11	A!) 10	,,	TIQ
1000		0)	10	1)	00 01	01 (0 Q)	10	W	00 10	lg	1 <u> </u> 0	- <u>5 a</u>
00	ଚ		7	0	ب		00	_	00210		٠.	า เ ฉิ
0]	l	0	0		0 1	00	0 0	19	09 10	ho	0)	
10)	0	0	1	0]	00	00	10	10 01	91	1	JK Q
1 1	0	7	1	0	01	00	00	10	10 01	0	11	00 Q
												1110

Impact of FF selection on design procedure.

*The type of FF you pick can have an impact on the circuit complexity.

e.g., design a circuit for the following state table using each type at FF.

	Cum	. state	l hea	e 6tote	FFInput	(لمريل) _ا	7 F T 7 P 1	nte (dudo)	J, K,		7.	Ł,
			A=0	170) A=1	A=0	A=1	A>0	AOI	Aso	A=1	A=0	A=1
Ċ	0011	-0-0	მ) მ <u>ე</u>	0 0 1 1 10	١,	90 10 13	00 }	0 0 10	みてなる	イグイ	4750	97 40 67 8)

