

-With Async DRAM, the controller is external to the memory chip shows shows some seement about shows => log 2 (4696) row addr bits = 12 (A20-4) \\ 512 cols => log 2 (512) col addr bits = 9 (A8-0)
4.2) Fast Page Mode (FPM) -a latch is added to the sense/write circuit, the whole row is batched - (consecutive) words within some row coun be read without re-selecting the row
- Most DRAM's were asynchronous until mid-90's.  4.3) Synchronous DRAM (SDRAM)  - has internal controller timed to memory bus  - programmed for burst of 1.2, 4, 8 words  - see timing diogram for 2-word burst  - only initial ool is needed  4.4) Double Data Routo (DDR) SDRAM  - data is transferred on the rising & Salling clock edges
5) Memory Metries  -latency: # cycles from RAS until first word is produced (5 cycles in diagrams)  -bandwidth: volume of data per unit time e.g. word size = 8 bytes, clock speed = 200 MHz, burst size = 2.

2 words x 8 bytes/word x 200 MHz/12 = 267 MB/s Async FPM DRAM: 2 words & 8 bytes/word x 200 MHz/g = 356 MB/s 5DRAM: 2 words +8 bytes/word x 200 MHz/7=457MB/s DOR SDRAM: 2 words x 8 bytes/word x 200 MHz/6 - 533 MB/s e.g. PC3-12800 -800 MHz Clock = 12800 MB/s

=> 1600 MT/s 268 bytes/transfer

6) Memory Modules

-DMM: dual inline memory module

- Several mom. chips are combined on a PCB (printed circuit board)