mem raj Ermala
code 5.3) Example
N -pc-relative: LDR \{ size \} \{ cond \} Rt, label
irranslated into an obset from
3 an in trustin
- data is loaded from (address) = PC+4+offset
- offset E [-4095, +4096]
e.g. LDR r1, DATA1; DATA1 is 32 bytes after LO
becomes
LDR r1, [pc, #28]
LDR r1, [pc,#28] Pc incremented by 4 //r1 \([[pc]+28] \) during fetch.
oluring teton.
-load address into register: ADR {cond} Rd, label
e.g. ADR +1, DATA1
1/r1 (pc]+28
5.4) Pseudo-Instructions
-don't match our existing madine instruction
-translated by the assembler into an opposite instruction(s)
E.g. LDR Zoond 3 Rt, = <expr></expr>
Llabel or numeric instruction
- converted into: pregram constants
a)/1/01/ or /1/1/ 13 possible, or 1
-converted into: a) MOV or MVN if possible, or I b) adds the value to the literal pool and generates a LDR instr. with pc-relative addressing.
garagages of East 1 and 1
From demo0.5
LDR r1, = SUM - couldn't use ADR cause the
distance from LDR (0x114) to SUM (0x1000000) exceeds ±4095.
20/1/ COx 1 4/4/0000 61 20 2 2 2 1 4 12.

0x134 and replaces it -stores Ox10000000 at address with LOR r2, [pc, #28] mem LDR r1,=sum 0×114. Dx 116 STR r0, [r1] 04118 LOOP N ARRAY 0x1167 àsset = 32-4 Cortex M3 GUG 02134 0*10000000 5.5) Branch Instruction -changes control flow by adding an offset to the PC - Format: B & cond { label I Assemblar replaces with pc-relative asset. only execute if condition true. - condition code subsixes: signed unsigned greater than \ HI equal (to zero) greator or equal (not equal GE NE

jess than LI vs Molfsava set, LE less or equal (overslow clear PL plus (≥0) Z ignores ΑL always (dosault) WIminus (<o) S overshow e.g. SUBS r2, r2, #1 // r2 ← [r2]-1

BGT LOOP

N, Z, C, V Shags

r2 0000000

Z=1 / N=0

ARM

5.6) Pre- and Post- indexed addressing -applies to LDR & STR

-pre-indexed: <op>\fisize \fisize \fisize \fisize \fisize \fisize \finds \finds

e.g. LDR r1, [r0,#4]! //r1 ← [cro]+4], r0 ← [r0)+4

-post-indexed: -post-indexed: -the memory access is personned with the address in Rn, then Rn is updated by adding the offset.

e.g. LDR r1,[r0],#4 1/r1 (_[[r0]], r0 (_[r0]+4

5.7) Compare Instructions
-compare two operands and sets the condition
Slags (N.Z,C,V) but does not save to a
destination register.
- CMP Econds Rn, Operand 2
e-g- cmp r], #1
$//N, \pm, C, \vee \leftarrow [r1]-1$
if r1=1, N+0, Z+1, C+1, V+0
but r1 is not changed.
- CMN { cond} Rn, Operand 2 // compoure negative
-compares [Rn] and -Operand 2
- Test: TST {cond} Rn, Openand2
- lest: 1313 conds Rn, Operand 2 - persorms bit-wise AND and updates flags N, Z, C, V
e.g. 75T +1, #0*00008000 4 mosk
$1/N, 2, C, V \leftarrow [r2].2_0000 0000 0000 1000 0000 0000 0000$
- Lot equal TEQ {cond} Rn, Operand2
- personns bit-wise EQR and updates slops
- compare and branch: (op) Rn, label
L CBZ compoure equal to zero
- compares [Rn] with zero and decides equal to zero on branch.
- voingains unit with zero and decides typial to zero on branch.

```
CBZ Rn, label = 3 cmp Rn, #0
 CBNZ Rn, label = Scmp Rn, #0
    - does not set the condition slags N, Z, C, V
5.8) Is - Else
    e.g. if (x==0) //cond
           Y++) // stnt /
          else
Y--; //stmt 2
          X in no, Y is r]
with branch:
      CBZ RØ, ADD_ 1/cond
5UB RI, RI, #1 Notint 2
       B END_
 ADD_ ADD R1, R1, 41 // stmt 1
 END_ ___
without branch:
  CMP r0, #0
 APPEQ r1, r1, #1
```

subne r1, r1, #1