

# Clocked Sequential Circuit Analysis

\* Reverse of design - given a circuit, derive the state diagram.


Procedure: 1) Identify flipflops that hold the state info.

2) Identify outputs

3) Write down logic eqns for outputs & FF inputs.


(FF input eqns help me figure out the next state)

\* get state diagram & state table \*



eqns:

$$Z = q_1$$
$$T_1 = A \oplus B \oplus q_0 \oplus q_1$$
$$J_0 = A \cdot B$$
$$K_0 = \overline{A} \cdot \overline{B}$$



Need the transitions \*


curr. state $q_1, q_0$	$T_1$ AB				$T_0, K_0$ AB				next state ( $q_1, q_0$ ) AB				$T \mid Q$	
	00	01	10	11	00	01	10	11	00	01	10	11	0	1
00	0	1	1	0	0	0	0	1	00	10	10	01	0	1
01	1	0	0	1	0	0	0	1	01	10	10	01	0	1
10	1	0	0	1	0	0	0	1	10	01	01	11	0	1
11	0	1	1	0	0	0	0	1	10	01	01	11	0	1

Impact of FF selection on design procedure.

\*The type of FF you pick can have an impact on the circuit complexity.

e.g., design a circuit for the following state table using each type of FF.

curr. state $q_1, q_0$	next state ( $q_1, q_0$ )		DFF Inputs ( $d_1, d_0$ )		TFF Inputs ( $t_1, t_0$ )		$T_1, K_1$		$T_0, K_0$	
	A=0	A=1	A=0	A=1	A=0	A=1	A=0	A=1	A=0	A=1
B 00	00	10	00	10	00	10	0x	1x	0x	0x
C 01	01	11	01	11	00	10	0x	1x	x0	x0
D 10	01	10	01	10	11	00	x1	x0	1x	0x
E 11	11	00	11	00	00	11	x0	x1	x0	x1



\*Aside for JK\*

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\overline{Q(t)}$



J	K	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



J	K	$Q(t)$	$Q(t+1)$
0	X	0	0
1	X	0	1
X	0	1	1
X	1	1	0