


# Processor Design

## 1) Execution Stages

stage \ type	Data Processing	Load	Store	Branch
1. Fetch	ADD r2, r0, r1	LDR r1, [r0, #4]	STR r1, [r0, #4]	BEQ [PC, #16]
2. reg. read	r0, r1	r0	r0, r1	(PC)
3. use ALU	$[r0] + [r1]$	$[r0] + 4$	$[r0] + 4$	$[PC] + 16$
4. use MEM	—	read	write	—
5. reg. write	$r2 \leftarrow$	$r1 \leftarrow$	—	if (zflag == 1) $PC \leftarrow$

## 2) Datapath


### 2.1) Stage 1




### 2.2) Stage 2




## 2.3) Stage 3



## 2.4) Stage 4



## 2.5) Stage 5



## 2.6) Combined Stages

-handout: Processor Datapath

## 3) Control

- registers are clocked; output is always enabled
- instructions typically spend 1 clock cycle per stage (multi-cycle processor)
- data flow is controlled by asserting register input and multiplexor select signals.
- if a control signal is omitted, it is assumed deasserted.

## 3.1) data processing e.g. ADD r2, r0, r1

Stage	Action	Control Signals Asserted
1. Fetch	$MAR \leftarrow PC$ read memory $IR \leftarrow \text{mem data in}$ $PC \leftarrow [PC] + 4$	$MAR_{sel} = PC, MAR_{in}$ read $IR_{in}$ $PC_{sel} = inc, PC_{in}$

<u>Stage</u>	<u>Action</u>	<u>Control Signals Asserted</u>
2. reg read	$RA \leftarrow [r0]$ $RB \leftarrow [r1]$	$(rdA=0), RA_{in}$ $(rdB=1), RB_{in}$
3. ALU	$RZ \leftarrow [RA] + [RB]$	$A_{sel}=A, B_{sel}=B, ALU_{in}=add,$ $Z_{in}$
4. mem	$RY \leftarrow [RZ]$	$Y_{sel}=Z, RY_{in}$
5. reg wrt.	$r2 \leftarrow [RY]$	$(wrtC=2), wrtEn$