

	mem
	code
	...
N ARRAY	5
	1
	2
	3
	4
	5
sum	15

5.3) Example

- pc-relative: $LDR \{size\} \{cond\} R_t, label$
- label is translated into an offset from an instruction.
- data is loaded from $\langle address \rangle = PC + 4 + offset$
- offset $\in [-4095, +4095]$

e.g. $LDR r1, DATA1$; $DATA1$ is 32 bytes after LDR becomes

$LDR r1, [PC, \#28]$

$// r1 \leftarrow [PC] + 28$

PC incremented by 4 during fetch.

- load address into register: $ADR \{cond\} R_d, label$

e.g. $ADR r1, DATA1$

$// r1 \leftarrow [PC] + 28$

5.4) Pseudo-Instructions

- don't match an existing machine instruction
- translated by the assembler into an opposite instruction(s)

e.g. $LDR \{cond\} R_t, = \langle expr \rangle$

↑ label or numeric instruction

- converted into:

- MOV or MVN if possible, or
- adds the value to the literal pool and generates a LDR instr. with pc-relative addressing.


program constants

from demo0.5

$LDR r1, =SUM$ - couldn't use ADR cause the distance from $LDR (0 \times 114)$ to $SUM (0 \times 1000000)$ exceeds ± 4095 .

- stores $0x10000000$ at address $0x134$ and replaces it with

`LDR r1, [pc, #28]`



5.5) Branch Instruction

- changes control flow by adding an offset to the PC

- format: `B{cond} label`

↑ Assembler replaces with PC-relative offset.

↑ only execute if condition true.

- condition code suffixes: signed unsigned

EQ	equal (to zero)	GT	greater than	↔	HI
NE	not equal	GE	greater or equal	↔	HS
VS	overflow set	LT	less than	↔	LO
VC	overflow clear	LE	less or equal	↔	LS
AL	always (default)	PL	plus (≥ 0)		
		MI	minus (< 0)		

ignores overflow

e.g. SUBS r2, r2, #1 // $r2 \leftarrow [r2] - 1$
 BGT LOOP
 \Downarrow
 N, Z, C, V flags

C=1 \rightarrow 1
 r2 000000001
 11111111

 00000000
 Z=1
 V=?
 N=0

ARM

5.6) Pre- and Post-indexed addressing

- applies to LDR & STR

- pre-indexed: $\langle op \rangle \{size\} \{cond\} Rt, [Rn, \#offset]!$
 - the offset is added to the address in Rn , then the memory access is performed and Rn is updated

e.g. LDR r1, [r0, #4]!

// $r1 \leftarrow [r0 + 4], r0 \leftarrow [r0] + 4$

- post-indexed: $\langle op \rangle \{size\} \{cond\} Rt, [Rn], \#offset$
 - the memory access is performed with the address in Rn , then Rn is updated by adding the offset.

e.g. LDR r1, [r0], #4

// $r1 \leftarrow [r0], r0 \leftarrow [r0] + 4$

5.7) Compare Instructions

- compare two operands and sets the condition flags (N, Z, C, V) but does not save to a destination register.
- $CMP\{cond\} R_n, Operand2$
e.g. $CMP\ r1, \#1$
 $// N, Z, C, V \leftarrow [r1] - 1$
if $r1 = 1$, $N \leftarrow 0$, $Z \leftarrow 1$, $C \leftarrow 1$, $V \leftarrow 0$
but $r1$ is not changed.
- $CMN\{cond\} R_n, Operand2$ // compare negative
 - compares $[R_n]$ and $-Operand2$
- Test: $TST\{cond\} R_n, Operand2$
 - performs bit-wise AND and updates flags N, Z, C, V
e.g. $TST\ r1, \#0x00008000 \leftarrow \text{mask}$
 $// N, Z, C, V \leftarrow [r1] \cdot 2_0000\ 0000\ 0000\ 0000\ 1000\ 0000\ 0000\ 0000$
- test equal $TEQ\{cond\} R_n, Operand2$
 - performs bit-wise EQR and updates flags
- compare and branch: $\langle op \rangle R_n, label$

\uparrow
CBZ compare equal to zero
CBNZ compare and not equal to zero
- compares $[R_n]$ with zero and decides on branch.

CBZ Rn, label = $\begin{cases} \text{CMP Rn, \#0} \\ \text{BEQ label} \end{cases}$

CBNZ Rn, label = $\begin{cases} \text{CMP Rn, \#0} \\ \text{BNE label} \end{cases}$

- Does not set the condition flags N, Z, C, V

5.8) If - Else

e.g. if (x == 0) //cond
Y++; //stmt 1

else

Y--; //stmt 2

X in r0, Y is r1

with branch:

CBZ R0, ADD_ //cond

SUB R1, R1, #1 //stmt 2

B END_

ADD_ ADD R1, R1, #1 //stmt 1

END_ - - - -

without branch:

CMP r0, #0

ADDEQ r1, r1, #1

SUBNE r1, r1, #1