





- bus master: controls bus and initiates transactions
- -bus slave: responds to transactions
- bus write: master (donta) slave
- bus read: master (ldouter) slave










- reading/writing the device data registers
- -must repeatedly check (poll) device status register until it is ready (with received data, or to send next data)
- Pseudocode 1) read status register
 - 2) check receive/transmit ready bit 2.1) if not ready, goto 1)
 - 3) read received data from data reg (buffer), or write data to data reg. (this changes device status)
 4) process received data, or ready next transmit data 5) goto 1)



-10 registers including RBR, LSR

