




CMOS  $\rightarrow$  pull up & pull down





→ implementation of  $\neg$ ,  $\vee$ ,  $\wedge$

## Transistors

NMOS


$$S=0$$

$$S \approx 1$$


PMOS



$$S \approx 0$$

$$\delta \geq 1$$


a	b
0	VDD
1	0 (GND)

NAND



a	b	f
0	0	1
0	1	1
1	0	1
1	1	0




CMOS is always dual (Pull up/Pull down)

- ensures to never have a short circuit from VDD to GND

NOR

a	b	f
0	0	1
0	1	0
1	0	0
1	1	0



NOT=2

NOR=4

NAND=4

AND = NAND + NOT = 6


OR = NOR + NOT = 6

# of transistors


Cost: should consider transistor count.

How to convert to NAND only or NOR only.

Key idea





a	b	f
0	0	1
0	1	1
1	0	1
1	1	0



$$f = (\bar{a} + \bar{b})$$

$$= \overline{a \cdot b}$$



$$f = (\bar{a} \bar{b})$$

$$= \overline{a + b}$$

a	b	f
0	0	1
0	1	0
1	0	0
1	1	0



POS

$$f = (\bar{A} + C)(\bar{C} + B)$$

$$f = \left[ \underbrace{[(\bar{A} + C)]_X} \underbrace{[(\bar{C} + B)]_Y} \right]'$$


$$= [\bar{X} + \bar{Y}]'$$

$$= \overline{(\bar{A} + C) + (\bar{C} + B)}$$




SOP NAND

$$f = \bar{A}\bar{C} + BC$$



$\Rightarrow$



$$f = (\overline{(\bar{A}\bar{C} + BC)})'$$

$$= \overline{(\bar{A}\bar{C})(BC)}$$