Computers 6) Memory - a processor can access a finite amount of physical memory, determined by the # of address pins. -memory is measured in binary units but reported with 5.I. prefixes (e.g. 1kb = 1024 bytes) - Hard disks are measured in decimal units le.g. | kb = 1000 bytes) - LEC Introduced binary units to eliminate consusion (e.g. 1 kiß = 1024 bytes) - endianness -big-endian: MSB (most sig. byte) is at low address. LSB at high address. -little-endian: MSB at high address. LSB at low address. e.g. 1234 ABCD Little-Ending Bìg - Endian MSB LSB

Big-Endian Little-Ending


| 12 | 34 | AB | MBMON 2 34 | 34 |
| 3 | CD | MBMON 3 34 | 34 |
| M68K ARM ARM APPC

<u>ARM</u>

1) Background

- Acorn / Advanced RISC Machines
- -license designs to other companies to manufacture.
- target low power/low cost
- www.davespace.co.uk

```
2) Design Principles
       -RISC but with some CISC characteristics.
        RISC: - fixed instruction size
               - load/store architecture
         CISC: - autoincrement/decrement addressing modes
               -move multiple values from regs. to mem. in
                 one instruction
               - Condition codes
3) Memory
        -data sizes:
              word = 32 bits
          half-word = 16 bits
              byte = 8 bits
        - Word addresses are "word aligned" (multiple 4)
        - little or big-endian (lab: little-Endian)
        - loads of half-words or bytes are zero
          ettended or sign extended to 32 bits
        unsigned (8) 1000 \rightarrow 00001000
           signed (-8) 1000 → 11111000
         unsigned (4) 0100 -> 00000100
          signed (4) 0100 → 00000100
4) Registers
        -all regs are 32-bits.
        - 13 general purpose registers: RO-RIZ
               R13 is the stack pointer (SP)
R14 is the link register (LR)
R15 is the program counter (PC)
```



-operand 2
-an 8-bit constant (optionally notated)
-register value (Rm) optionally shifted
LSL: logical shift left (multiply)
LSR: logical shift hight (unsigned divide
ASR: Arithmetic shist right (signed divide
RDR: notate right (1)
RRX: notate right extended >C > IIII
e.g. ADD r2,r0,r1, LSL #2 Rd Rn Rm
$+2 \leftarrow [r0] + [r1] << 2$ = $+2 \leftarrow [r0] + 4*[r1]$
- arithmetic
ADD, ADC (add w/ carry), SUB, SBC, RSB (reverse subtract)
-logical (bit wise)
AND, ORR, EDR, BIC, ORN Lor not Land not (bit-wise clear)
(no NOT) - EOR Rd, Rn, #0x FFFFFFF