WIT NXP Team 7

Report on Mini & Major Project



Topic

Design and Implementation of FSM-based adder synchronized with clock in Verilog, Verifying it's working through UVM Testbench

Part 1: Verilog implementation for Adder synchronized with the clock [Minor]
Part-2: UVM Testbench for Adder [Major]

Under the Mentorship of Mr Shashi Kant Sharma

Submitted by

- Sharanya, Snehalata, Sonakshi, Sanya, Somya, Sreenija

CONTENTS

1. Introduction	- 4
• Significance of FSM-based Adders	
• Importance of synchronization with clock	
2. Project Objectives	- 5
3. Finite State Machine	- 6
• Serial Adder	
• Design State Diagram	
• State Table	
• Circuit Diagram for Moore type Serial Adder	
4. Verilog Code	- 8
• Design	
• Code Snippets	
• Testbench	
5. UVM for FSM Adder	- 14
6. Testbench UVM	- 16
• UVM Testbench Architecture	
Output Waveform	

LIST OF FIGURES

- 1. Design of Serial Adder
- 2. State Diagram for Moore Typed Serial Adder
- 3. Circuit Diagram for the Serial Adder
- 4. EDA Playground Snapshots for the code and testbench
- 5. Output EPWave after Run
- 6. EDA Playground Snapshots for the UVM Testbench
 - a. testbench.sv
 - b. test.sv
 - c. monitor.sv
 - d. driver.sv
 - e. sequencer.sv
 - f. sequence.sv
 - g. agent.sv
 - h. scoreboard.sv
 - i. interface.sv
 - j. environment.sv
- 7. Output Waveform

INTRODUCTION

Digital circuits and systems play a pivotal role in our modern world, powering everything from smartphones and computers to the intricate electronics within vehicles and industrial machinery. The foundation of these digital systems lies in the fundamental operation of arithmetic, particularly addition. The core of this operation often involves the design and implementation of adders, which are essential building blocks in digital circuitry.

Finite State Machines (FSMs) are a powerful and structured approach to controlling and sequencing digital operations, and they have a significant impact on the design and functionality of adders. In this report, we delve into the world of FSM-based adders synchronized with a clock—a critical aspect of digital design.

Significance of FSM-Based Adders:

An adder is a fundamental component used to perform arithmetic operations, primarily addition. While simple in concept, the efficient and controlled implementation of adders is crucial in the design of complex digital systems. FSM-based adders are a sophisticated approach to this implementation, and their significance can be summarized in several key points:

- 1. Controlled Sequencing: FSMs provide a structured means of controlling the sequence of operations within a digital circuit. When applied to adders, they enable precise control over when addition operations occur, ensuring that they happen in a well-defined sequence.
- 2. Resource Optimization: FSM-based adders allow for efficient utilization of hardware resources. By controlling when and how the adder operates, unnecessary resource consumption is minimized, which is essential for optimizing the performance and area of digital systems.
- 3. Error Handling: FSMs can be designed to include error detection and correction mechanisms, enhancing the reliability of adders in critical applications. Error detection can prevent incorrect results from propagating through a digital system.

Importance of Synchronization with a Clock

Synchronization with a clock is a fundamental concept in digital design and is of utmost importance in FSM-based adders. Clock signals act as the heartbeat of digital circuits, ensuring that operations occur at precise intervals and in a coordinated manner. Here's why synchronization with a clock is crucial in the context of FSM-based adders:

- 1. Deterministic Operation: Clocks provide determinism to the timing of operations, allowing digital designers to predict when events will occur. This predictability is essential for ensuring that data is processed correctly.
- 2. Data Stability: Clock signals help stabilize the data within the circuit. In FSM-based adders, this is vital to guarantee that operands are stable before addition and that results are valid when they are read.

3. Mitigating Glitches: Synchronisation with a clock helps prevent glitches and hazards that can arise in asynchronous designs. Glitches can lead to incorrect results and unpredictable behaviour, which are unacceptable in most digital systems.

PROJECT OBJECTIVES

The primary objectives of this project are to design and implement an FSM-based adder synchronised with a clock, incorporating control flags for enabling input and output. The project aims to achieve the following specific goals:

- **1. FSM-Based Adder Design:** Develop a Verilog module for an FSM-based adder capable of performing binary addition. This module should include a Finite State Machine (FSM) to control the sequence of operations during addition.
- **2. Clock Synchronisation:** Ensure that the FSM-based adder operates synchronously with a clock signal. All state transitions, data processing, and output generation should occur at well-defined clock edges to maintain determinism and predictability.
- **3. Control Flags Implementation:** Integrate control flags into the FSM-based adder design to enable or disable input data and output results. Specifically, implement "Enable Input" and "Enable Output" control flags to control the flow of data through the adder.
- **4. Verification and Testing:** Develop a comprehensive verification plan and a set of test cases to rigorously test the functionality of the FSM-based adder. Ensure that the adder operates correctly under various conditions and that control flags are effectively utilised.
- **5. Simulation and Waveform Analysis:** Utilise simulation tools to validate the correct operation of the FSM-based adder. Generate waveform diagrams to visualise the behaviour of the adder, demonstrating how clock synchronisation and control flags influence its operation.
- **6.** Converting the Verilog testbench (TB) to a Universal Verification Methodology (UVM) (TB): It involves restructuring and augmenting the Verilog testbench to adhere to the UVM methodology, which is a standardised and powerful approach for verifying complex digital designs

FINITE STATE MACHINE

Detailed explanation of the Finite State Machine (FSM) used in the design:

- Include a state diagram that illustrates the states and transitions.
- Explain the purpose of each state and how transitions occur based on input conditions.

In our project, we have made an FSM-based serial adder synchronized with a clock in Verilog

Serial Adder

A serial adder is a circuit that performs binary addition bit by bit (i.e., instead of presenting both operands at the inputs of an adder at the same time, the operands are fed into the serial adder bit by bit and it generates the answer on the fly). To design such a circuit, we use the state diagram as the mode of describing the behaviour of the circuit and then translate the state diagram into Verilog code.

Step 1: Describe the Serial Adder Using the State Diagram

Define Inputs and Outputs

In this case, we have two data inputs named A and B. Both of them are 1-bit wires. As with the adder we described in the arithmetic circuit, we have a data output F and another output called Cout (Carry Out). We also need a clock signal (named clock here) to provide the timing reference for both the inputs and the outputs and a reset signal (named rst) to bring the circuit into the initial state.




Fig - Design of Serial Adder

Design State Diagram

Since we are designing a Moore Machine thus it is always two possible output from one input given, thus we will need 4 states in Moore Machine accounting for the 4 possible states.

G0 and G1: carry is 0 sum is 0 or 1 H0 and H1: carry is 1 sum is 0 or 1




Fig -State Diagram for Moore Typed Serial Adder

State Table


Present	Present Nextstate				
state	ab=00	01	10	11	Output
<i>y</i> 2 <i>y</i> 1		Y_2Y	1		S
00	0 0	01	0 1	10	0
01	0.0	01	0 1	10	1
10	0.1	10	10	11	0
11	0.1	10	10	11	1

Fig - State Table for the Serial Adder


$$Y2 = ab+ay2 +by2$$

$$Y1 = a \oplus b \oplus y2$$


$$s = y1$$



S=y1



Y2= ab+ay2+by2



Y1=a xor b xor y2

Circuit Diagram for the Moore-type Serial Adder




Fig - Circuit Diagram for the Serial Adder

VERILOG CODE

DESIGN

```
'timescale 1ns/1ps

module adder(a,b,reset,clk,sum,cst,nst);

input a,b;
input clk;
input reset;

output reg sum;
output reg[1:0]nst; //carry out

output reg [1:0]cst;
initial begin cst = 2'b00; end

//state assignment

parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
always @(a or b or posedge clk)
begin
```

```
case(cst)
  S0: begin
   sum=a^b;
   if((\sim a\&b)|(a\&\sim b))
     nst = S1;
   else if(a&b)
     nst = S2;
   else if(~a&~b)
     nst = cst;
  end
  S1: begin
   sum=a^b;
   if((\sim a\&b)|(a\&\sim b))
     nst = cst;
   else if(a&b)
     nst = S2;
   else if(~a&~b)
     nst = S0;
  end
  S2: begin
   sum=a\sim^b;
   if((~a&b)|(a&~b))
     nst = cst;
   else if(a&b)
     nst = S3;
   else if(~a&~b)
     nst = S1;
  end
  S3: begin
   sum=a\sim^b;
   if((-a\&b)|(a\&-b))
     nst = S2;
   else if(a&b)
     nst = cst;
   else if(~a&~b)
     nst = S1;
  end
  default: nst = S0;
 endcase
end
```

```
//reset facility
```

```
always @ (posedge reset or posedge clk)
begin
if(reset)
begin
sum<=1'b0;
cst<=S0;
end
else
begin
cst<=nst;
end
end
end
endmodule
```

Code Snippets from EDA Playground

```
1 `timescale 1ns/1ps
2
3 module adder(a,b,reset,clk,sum,cst,nst);
4
5
     input a,b;
     input clk;
6
     input reset;
7
8
9
     output reg sum;
     output reg[1:0]nst; //carry out
10
11
     output reg [1:0]cst;
12
13
     initial begin cst = 2'b00; end
14
15
     //state assignment
16
17
     parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
18
19
     always @(a or b or posedge clk)
20
       begin
21
         case(cst)
22
            SO: begin
23
              sum=a/b;
24
              if((\sim a\&b)|(a\&\sim b))
25
                nst = S1;
26
              else if(a&b)
27
                nst = S2;
28
              else if(~a&~b)
29
                nst = cst;
30
31
            end
32
            S1: begin
33
              sum=a/b;
34
              if((\sim a\&b)|(a\&\sim b))
35
36
                nst = cst;
              else if(a&b)
37
38
                nst = S2;
              else if(~a&~b)
39
                nst = S0;
40
            end
41
42
            S2: begin
43
              sum=a~∧b;
44
              if((\sim a\&b)|(a\&\sim b))
45
```

```
46
                 nst = cst;
               else if(a&b)
47
                 nst = S3;
48
               else if(\sim a \& \sim b)
49
50
                 nst = S1;
            end
51
52
            S3: begin
53
               sum=a~∧b;
54
               if((\sim a\&b)|(a\&\sim b))
55
                 nst = S2;
56
               else if(a&b)
57
                 nst = cst;
58
               else if(~a&~b)
59
                 nst = S1;
60
            end
61
62
63
            default: nst = S0;
64
          endcase
65
66
        end
67
68
69
     //reset facility
70
71
     always @ (posedge reset or posedge clk)
72
        begin
73
          if(reset)
74
            begin
75
               sum <= 1'b0;
76
               cst<=S0;
77
78
            end
          else
79
            begin
80
               cst<=nst;
81
82
            end
        end
83
84 endmodule
```

TESTBENCH

```
module Serial_Adder_Moore_tb();

reg a,b;

reg reset;

reg clk;

wire sum;

wire [1:0]nst;
```

```
wire [1:0]cst;
```


Serial_Adder_Moore g1(a,b,reset,clk,sum,cst,nst); initial begin reset=1; a=0; b=0; Coo

Code Snippet from EDA Playground

```
testbench.sv
                                               \oplus
 #10 \text{ reset} = 0; a=0; b=0;
 #10 a=0; b=1;
                                      2 module Serial_Adder_Moore_tb();
 #10 a=1; b=0;
                                          reg a,b;
                                          reg reset;
                                      5
 #10 a=1; b=1;
                                          reg clk;
                                      6
 #10 a=0; b=1;
                                          wire sum;
                                          wire [1:0]nst;
wire [1:0]cst;
                                      8
 #10 a=1; b=0;
                                      9
                                     10
 #10 a=1; b=1;
                                           Serial_Adder_Moore g1(a,b,reset,clk,sum,cst,nst);
                                      11
                                     12
                                           initial begin
 #10 a=0; b=0;
                                             reset=1; a=0; b=0;
                                     13
                                     14
 #10 a=0; b=0;
                                     15
                                             #10 reset = 0; a=0; b=0;
                                             #10 a=0; b=1;
#10 a=1; b=0;
                                     16
 #10 a=0; b=1;
                                     17
                                     18
                                             #10 a=1; b=1;
 #10 a=1; b=0;
                                     19
                                             #10 a=0;
                                     20
                                             #10 a=1; b=0;
 #10 a=1; b=1;
                                             #10 a=1;
                                     21
                                     22
                                             #10 a=0; b=0;
 #10 a=1; b=1;
                                     23
                                             #10 a=0; b=0;
 #10 a=1; b=0;
                                     24
                                             #10 a=0; b=1;
                                     25
                                             #10 a=1;
 #10 a=1; b=1;
                                     26
                                             #10 a=1; b=1;
                                     27
                                             #10 a=1; b=1;
 #10 a=1; b=0;
                                     28
                                             #10 a=1; b=0;
                                     29
                                             #10 a=1;
 #10 a=0; b=1;
                                     30
                                             #10 a=1; b=0;
                                             #10 a=0; b=1;
                                     31
 #10 a=1; b=1;
                                     32
                                             #10 a=1; b=1;
                                     33
                                             #10 a=0; b=0;
 #10 a=0; b=0;
                                     34
                                             #10 a=1; b=0;
                                     35
                                             #10 a=0; b=1;
 #10 a=1; b=0;
                                     36
                                             #10 a=1; b=1;
 #10 a=0; b=1;
                                     37
                                             //#10 d=1'bz;
                                     38
 #10 a=1; b=1;
                                     39
                                             #30 $finish;
                                     40
                                     41
                                           end
                                           initial
                                     42
 //#10 d=1'bz;
                                     43
                                             clk=1;
                                     44
 #30 $finish;
                                          always #5 clk = ~clk;
//initial #600 $finish;
                                     45
                                     46
                                     47
                                     48
                                           initial begin
end
                                     49
                                             $dumpfile("dump.vcd");
initial
                                     50
                                             $dumpvars(sum,nst,cst,a,b,reset,clk);
                                     51
 clk=1;
                                        endmodule
always #5 clk = \simclk;
//initial #600 $finish;
```

```
initial begin
$dumpfile("dump.vcd");
$dumpvars(sum,nst,cst,a,b,reset,clk);
```

end



Output EPWave after Run

Part 2 - UVM Testbench for FSM-Based-Adder

The Universal Verification Methodology (UVM) emerged as a response to the growing demand for **automated verification processes**. UVM is essentially a comprehensive set of API (Application Programming Interface) and well-established verification principles designed for use with SystemVerilog. This methodology assists engineers in creating efficient and effective verification environments. Importantly, UVM is an open-source standard maintained by Accellera, making it readily accessible on their website.

By establishing a universal set of conventions and techniques in the realm of verification, UVM prompted the development of generic verification components that could be easily transported from one project to another. This emphasis on uniformity fostered collaboration and the sharing of best practices among the user community. Additionally, it motivated the creation of verification components that were sufficiently generic to allow for straightforward extensions and improvements without altering the original code.

These combined factors significantly reduced the effort required to develop new verification environments. Designers could now readily reuse testbenches and adapt components from previous projects to suit their specific requirements, streamlining the verification process.

The Universal Verification Methodology (UVM) testbench architecture:

It is a structured framework for verifying digital designs using UVM, which is a widely accepted methodology in the semiconductor industry. The UVM testbench is designed to facilitate efficient verification of a Design Under Test (DUT). Here's an overview of the UVM testbench architecture and how to proceed ideally:

UVM Testbench Architecture:

Testbench Top:

• The top-level module that coordinates the testbench and instantiates various components of the UVM architecture.

Test Sequences:

• These are high-level sequences that model specific test scenarios or use cases. Sequences determine the order in which different transactions are applied to the DUT.

Sequence Items:

• Sequence items represent individual transactions or data transfers to and from the DUT. Each sequence item captures the essential characteristics of a transaction.

Driver:

• The driver is responsible for taking sequence items from the sequences and driving them into the DUT's inputs. It coordinates the stimulus generation.

Monitor:

• The monitor observes the DUT's outputs, captures data, and checks for errors. It can be used to generate response sequence items based on the DUT's outputs.

Scoreboard:

• The scoreboard compares the DUT's outputs with expected results or reference models. It detects errors and generates reports if discrepancies are found.

Functional Coverage:

• Functional coverage is used to track the completeness of testing by defining coverage bins that represent different aspects of the DUT's behaviour. The coverage data helps in determining how well the DUT has been tested.

UVM Testbench Environment:

- This environment provides the necessary setup and configuration for the DUT and the test. It may include:
 - Clock and reset generators
 - Bus functional models (BFMs) for interfacing with the DUT
 - Test-specific configuration and settings
 - Randomization and constraint mechanisms for generating stimulus

Being subjective to our project, we initially started with writing DUT and Tb for Verilog code. Later translated the tb into UVM tb, followed by writing all the essential components involved and observing the waveform obtained.

In a Universal Verification Methodology (UVM) testbench, each of the components below mentioned plays a specific role in the verification process. Let's discuss the significance of each of these SystemVerilog (SV) files in the context of a UVM testbench:

1. testbench.sv:

Significance: The testbench.sv file typically serves as the top-level module for your UVM testbench. It is the central point of coordination for all testbench components, including test scenarios, environment setup, and simulation configuration.

```
sequenceitems.sv
               test.sv
testbench.sv
                          sequencer.sv
                                           sequence.sv
agent.sv driver.sv
                         monitor.sv ×
                                                      interface.sv
                                        scoreboard.sv
environment.sv
     `include "uvm_macros.svh"
  2 import uvm_pkg::*;
3 `include "interface.sv"
4 `include "test.sv"
  6 module top;
       bit clk;
  8
       bit reset;
       always #5 clk =~clk;
       initial begin
         reset =1;
         #5 reset =0;
 15
 16
 17
       adder_inf intf(clk,reset);
 18
 19
       adder dut(
 20
         .clk(intf.clk).
 21
          .reset(intf.reset),
.a(intf.a),
 22
 23
          .b(intf.b)
 24
 25
          .sum(intf.sum),
          .nst(intf.nst)
 26
          .cst(intf.cst));
 28
       initial begin
 29
         uvm_config_db#(virtual
     adder_inf)::set(uvm_root::get(),"*","vif",intf);
$dumpfile("dump.vcd"); $dumpvars;
 31
 32
       end
 33
       initial begin
 34
         run_test("test");
 35
       end
 36
 37 endmodule
```

2. test.sv:

- Significance: The test.sv file specifies the test scenario or use case to be executed. It controls the execution of sequences and serves as a link between the testbench and the sequences that apply stimulus to the DUT.

```
test.sv
                        sequencer.sv
                                                      sequenceitems.sv
testbench.sv
                                       sequence.sv
           driver.sv
agent.sv
                       monitor.sv
                                    scoreboard.sv
                                                     interface.sv
environment.sv
               (+)
                                                        SV/Verilog Testbench
    `include "environment.sv"
  3
    class test extends uvm_test;
       `uvm_component_utils(test)
  4
  5
  6
      sequence_ seq;
      env envobj;
  7
  8
      function new(string name= "test", uvm_component parent=null);
  9
         super.new(name,parent);
 10
      endfunction:new
 11
 12
      virtual function void build_phase(uvm_phase phase);
 13
         super.build_phase(phase);
 14
 15
         seq=sequence_::type_id::create("seq"); //define
         envobj=env::type_id::create("envobj",this);
 16
      endfunction : build_phase
 17
 18
 19
      task run_phase(uvm_phase phase);
         phase.raise_objection(this);
 20
         seq.start(envobj.agentobj.sequencerobj);
 21
        phase.drop_objection(this);
 22
 23
      endtask:run_phase
 24 endclass:test
 25
```

3. monitor.sv:

```
testbench.sv
             test.sv
                        sequencer.sv
                                       sequence.sv
                                                      sequenceitems.sv
agent.sv
            driver.sv
                        monitor.sv
                                     scoreboard.sv
                                                     interface.sv
environment.sv
               [+]
    `define monitor_inf vif.monitor_block
  1
  2
    class monitor extends uvm_monitor;
  3
  4
    virtual adder_inf vif;
  5
          uvm_component_utils(monitor)
  6
  7
      uvm_analysis_port#(seq_item)item_col_port;
  8
  9
      seq_item trans_col;
 10
      function new(string name, uvm_component parent);
 11
 12
         super.new(name,parent);
         trans_col=new();
 13
         item_col_port=new("item_col_port", this);
 14
      endfunction: new
 15
 16
      function void build_phase(uvm_phase phase);
 17
         super.build_phase(phase);
 18
         if(!uvm_config_db#(virtual
 19
    adder_inf)::get(this,"","vif",vif))
    `uvm_fatal("NO_VIF",{"virtual interface must be set for:
 20
    ",get_full_name(),".vif"});
 21
      endfunction: build_phase
 22
      virtual task run_phase(uvm_phase phase);
 23
 24
         forever begin
 25
           @(posedge vif.moni_tor.clk);
 26
 27
           trans_col.a = `monitor_inf.a;
           trans_col.b = `monitor_inf.b;
 28
           @(posedge vif.moni_tor.clk);
 29
           trans_col.sum = `monitor_inf.sum;
 30
           trans_col.nst = `monitor_inf.nst;
 31
           trans_col.cst = `monitor_inf.cst;
 32
           $display("Values collected in monitor");
 33
           trans_col.print();
 34
           @(posedge vif.moni_tor.clk);
 35
 36
           item_col_port.write(trans_col);
 37
         end
      endtask: run_phase
 38
 39
 40 endclass: monitor
```

- Significance: The monitor.sv file is responsible for observing the outputs of the Design Under Test (DUT) and capturing relevant data. It is a crucial component for checking the behavior of the DUT and may also generate response sequence items.


4. driver.sv:

- Significance: The driver.sv file is responsible for driving sequence items into the DUT's inputs. It takes the stimulus generated by sequences and applies it to the DUT.

```
testbench.sv
            test.sv
                       sequencer.sv
                                     sequence.sv
                                                   sequenceitems.sv
agent.sv
           driver.sv
                      monitor.sv
                                   scoreboard.sv
                                                  interface.sv
environment.sv
              (+)
                                                     SV/Verilog Testbench
    `define driver_inf vif.dri_ver.driver_block
  2
    class driver extends uvm_driver#(seq_item);
  3
      `uvm_component_utils(driver)
  4
  5
      virtual adder_inf vif;
  6
  7
  8
      function new(string name, uvm_component parent);
  9
        super.new(name,parent);
      endfunction
 10
 11
      function void build_phase (uvm_phase phase);
 12
        super.build_phase(phase);
 13
        if(!uvm_config_db#(virtual
 14
    15
    ",get_full_name(),".vif"});
      endfunction: build_phase
 16
 17
      virtual task run_phase(uvm_phase phase);
 18
        forever begin
 19
          seq_item_port.get_next_item(req);
 20
 21
          drive();
          seq_item_port.item_done();
 22
 23
      endtask: run_phase
 24
 25
 26
      virtual task drive();
        @(posedge vif.dri_ver.clk);
 27
         driver_inf.a <= req.a;</pre>
 28
        `driver_inf.b <= req.b;
 29
        @(posedge vif.dri_ver.clk);
 30
 31
        req.sum <= `driver_inf.sum;</pre>
        req.nst <= `driver_inf.nst;</pre>
 32
        req.cst <= `driver_inf.cst;</pre>
 33
        @(posedge vif.dri_ver.clk);
 34
      endtask: drive
 35
 36 endclass: driver
```

5. sequencer.sv:

- Significance: The sequencer.sv file manages the scheduling and execution of sequences. It ensures that sequences are executed in the desired order and can control the sequencing of transactions.




6. sequence.sv:

- Significance: The sequence.sv file represents a specific test scenario or transaction sequence. It contains the logic to generate and control the application of sequence items to the DUT. Sequences are essential for stimulus generation.

```
test.sv
                                         sequence.sv
testbench.sv
                         sequencer.sv
                                                        sequenceitems.sv
            driver.sv
                                      scoreboard.sv
agent.sv
                        monitor.sv
                                                       interface.sv
environment.sv
               \bigoplus
    class sequence_ extends uvm_sequence #(seq_item);
  2
        uvm_object_utils(sequence_)
  3
         uvm_declare_p_sequencer(sequencer)
  4
       function new(string name = "sequence_");
  5
  6
           super.new(name);
  7
         endfunction
  8
  9
       //Creating the sequence
       virtual task body();
 10
         repeat(5) begin
 11
           req=seq_item::type_id::create("req");
 12
           start_item(req);
 13
           assert (req.randomize());
 14
           finish_item(req);
 15
 16
       endtask
 17
    endclass
 18
```

7. Sequenceitems.sv:

Significance: Contains the definitions of sequence items, which are individual transactions or data transfers applied to the DUT by sequences. Sequence items encapsulate specific data and properties to be transferred, and their definition is crucial for test scenario development.



8. agent.sv:

- Significance: The agent.sv file typically combines the sequencer, driver, and monitor into a cohesive unit. It encapsulates the components responsible for interacting with the DUT and observing its behavior.

```
×
testbench.sv
             test.sv
                       sequencer.sv
                                       sequence.sv
                                                     sequenceitems.sv
                    ×
           driver.sv
                       monitor.sv
                                    scoreboard.sv
                                                    interface.sv
agent.sv
environment.sv
                                                        SV/Verilog Testbench
    `include "sequenceitems.sv"
    `include "sequencer.sv"
  2
    `include "sequence.sv"
    `include "driver.sv"
  4
    `include "monitor.sv"
  5
  6
  7
    class agent extends uvm_agent;
  8
      sequencer sequencerobj;
      driver driverobj;
  9
      monitor monitorobj;
 10
 11
 12
      `uvm_component_utils(agent)
 13
      function new(string name, uvm_component parent);
 14
         super.new(name,parent);
 15
        endfunction:new
 16
 17
 18
      function void build_phase(uvm_phase phase);
        super.build_phase(phase);
 19
 20
        driverobj = driver::type_id::create("driverobj",this);
 21
         sequencerobj = sequencer::type_id::create("sequencerobj",
 22
    this);
        monitorobj = monitor::type_id::create("monitorobj",this);
 23
      endfunction: build_phase
 24
 25
      function void connect_phase(uvm_phase phase);
 26
        driverobj.seq_item_port.connect
 27
    (sequencerobj.seq_item_export);
      endfunction: connect_phase
 28
 29 endclass: agent
 30
 31
```

9. scoreboard.sv::

- Significance: The scoreboard.sv file is responsible for comparing the DUT's outputs to expected results or reference models. It detects errors or discrepancies and generates reports to highlight any issues.

```
testbench.sv
             test.sv
                        sequencer.sv
                                        sequence.sv
                                                       sequenceitems.sv
                                                                          agent.sv
                         scoreboard.sv
                                         interface.sv
driver.sv
           monitor.sv
                                                        environment.sv
                                                                       \bigoplus
  2
       `uvm_component_utils(scoreboard)
                                                                         SV/Verilog Testbench
  3
      uvm_analysis_imp#(seq_item,scoreboard)item_col_export;
  4
  5
      seq_item data;
  6
      seq_item pkt_qu[$];
  7
  8
      function new(string name,uvm_component parent);
         super.new(name,parent);
  9
 10
       endfunction:new
 11
      function void build_phase(uvm_phase phase);
 12
 13
         super.build_phase(phase);
         item_col_export=new("items_col_export",this);
 14
      endfunction:build_phase
 15
 16
      virtual function void write(seq_item trans_col);
 17
          uvm_info(get_type_name(),$sformatf(" Value of sequence item in
 18
    Scoreboard \n"),UVM_LOW)
 19
         trans_col.print();
 20
         pkt_qu.push_back(trans_col);
 21
      endfunction:write
 22
      virtual task run_phase(uvm_phase phase);
 23
 24
         seq_item seq;
         forever begin
 25
           wait(pkt_qu.size()>0);
 26
 27
           seq=pkt_qu.pop_front();
 28
           if(seq.a+seq.b == seq.sum) begin
 29
              `uvm_info(get_type_name(),$sformatf(" Test Pass "),UVM_LOW)
uvm_info(get_type_name(),$sformatf(" Value of a
 30
 31
    =%0d",seq.a),UVM_LOW)
              uvm_info(get_type_name(), $sformatf(" Value of b
 32
    =%0d",seq.b),UVM_LOW)
              uvm_info(get_type_name(), $sformatf(" Value of Sum = %0d",
 33
    seq.sum),UVM_LOW)
 34
 35
           end
 36
           else begin
              `uvm_info(get_type_name(),$sformatf(" Test Failed "),UVM_LOW)
 37
 38
           end
 39
         end
 40
      endtask : run_phase
 41
 42 endclass : scoreboard
```

1

10. Interface.sv:

- Significance: The interface sv file represents the communication protocol or interface used to connect the testbench to the DUT. It defines the pins, signals, and protocols used for communication.

```
sequence.sv
testhench sv
             test.sv
                       seauencer.sv
                                                    sequenceitems.sv
                                                                      agent.sv
driver.sv
           monitor.sv
                        scoreboard.sv
                                       interface.sv
                                                     environment.sv
                                                                   \Box
                                                                      SV/Verilog Testbench
    interface adder_inf(input logic clk,reset);
  2
      //Declaration of the logic signals used in the DUT
  3
      logic[1:0] a;
  4
      logic[1:0] b;
  5
      logic[2:0] sum;
  6
      logic[1:0] nst;
  7
      logic[1:0] cst;
  8
  9
      //Declaration of a clocking block for driver and monitor to define clock
 10
    signals and intervals for driver and monitor
      clocking driver_block @(posedge clk); //Providing the clock signal
 11
 12
        default input #1 output #1;
        output a;
 13
 14
        output b:
 15
        input sum;
 16
        input nst;
 17
        input cst;
 18
      endclocking
 19
 20
      //Driver does not take a value. It only outputs the value to the monitor
      clocking monitor_block @(posedge clk);
 21
        default input #1 output #1;
 22
 23
        input a;
        input b;
 24
 25
        input sum;
 26
        input nst;
        input cst;
 27
 28
      endclocking
 29
      //The monitor here takes all the logic signals, specially the sum, as the
 30
    sum needs to be checked which is then connected to the scoreboard for
    validation
 31
      modport dri_ver (clocking driver_block, input clk, reset);
 32
 33
        modport moni_tor (clocking monitor_block, input clk, reset);
 34
           //Modport will increase the reusability of the clocking block and the
 35
    interface in other modules wherever required
 36 endinterface
 37
```

11. environment.sv:

- Significance: The environment.sv file is where the overall testbench environment is set up. It includes the configuration of clocks, resets, and the integration of various agents and components. It creates the context for executing tests.

```
testbench.sv
              test.sv
                         sequencer.sv
                                          sequence.sv
                                                          sequenceitems.sv
                                                                              agent.sv
                                                          environment.sv
driver.sv
            monitor.sv
                          scoreboard.sv
                                           interface.sv
    `include "agent.sv"
     include "scoreboard.sv"
    class env extends uvm_env;
       agent agentobj;
  6
       scoreboard sboard;
  7
  8
       `uvm_component_utils(env)
  9
 10
       function new(string name, uvm_component parent);
 11
         super.new(name,parent);
 12
       endfunction:new
 13
 14
       function void build_phase(uvm_phase phase);
 15
         super.build_phase(phase);
 16
         agentobj=agent::type_id::create("agentobj",this);
sboard=scoreboard::type_id::create("sboard",this);
 17
 18
       endfunction: build_phase
 19
 20
 21
       function void connect_phase(uvm_phase phase);
 22
         agentobj.monitorobj.item_col_port.connect(sboard.item_col_export);
 23
       endfunction: connect_phase
 24
 25
     endclass:env
 26
```

The significance of these components lies in their collective role in verifying a Design Under Test (DUT). Together, they enable stimulus generation, DUT observation, error checking, and coverage tracking, ultimately ensuring that the DUT functions correctly according to the specified requirements. By dividing these responsibilities into separate components, UVM promotes modular and scalable testbench development, making it easier to reuse, extend, and maintain verification environments.

Output Waveform:

