

F81804**F81804**

eSPI/LPC 2 UARTs Super I/O with 128 Bytes FIFO & Power Saving Functions

Release Date: May 2020

Version: 0.21P

*May 2020
V 0.21P*

F81804

F81804 Datasheet Revision History

Version	Date	Revision History
0.11P	Jan, 2017	<ul style="list-style-type: none"> ● Preliminary Version
0.12P	April, 2017	<ul style="list-style-type: none"> ● Made Clarification and Modification ● Add Application Circuit
0.13P	April, 2017	<ul style="list-style-type: none"> ● Made Clarification and Modification ● Application Circuit Update
0.14P	June, 2017	<ul style="list-style-type: none"> ● Made Clarification and Modification ● Update application Circuit ● WDT function update ● Pin Out Update
0.15P	Aug, 2017	<ul style="list-style-type: none"> ● Made Clarification and Modification ● WDT function update ● CLKIN program diagram update
0.16P	Oct, 2017	<ul style="list-style-type: none"> ● Made Clarification and Modification ● Multifunction mapping table update
0.17P	Feb, 2018	<ul style="list-style-type: none"> ● Made Clarification and Modification ● Global Control Registers ● Application Circuit update for eSPI
0.18P	Sep, 2018	<ul style="list-style-type: none"> ● Add I2C slave & master baud rate ● Faster FAN register update ● BOOT_FAIL_PD_DIS register update ● Add auto reboot function description ● DTS_S3_EN register update ● Keep last state description update ● Application circuit update ● SPI_MOSI, SPI_CLK, SPI_CS# pin type update ● Remove SUS_WARN#, SUS_ACK# and modify ACPI function description

F81804

0.19P	Nov, 2018	<ul style="list-style-type: none"> ● KBC Device Enable Register update ● Update IBAT Current
0.20P	April, 2019	<ul style="list-style-type: none"> ● Update Faster FAN Filter Time Register ● Update FAN Temperature Mapping Select ● Update WDT PME enable Register ● Update LED Control Register ● Update GPIO90 Pin Type
0.21P	May 2020	<ul style="list-style-type: none"> ● Made Clarification and Modification ● Update Section 4.3.1 GPIO Access Method ● Update Section 4.3.2 GPIO Status ● Update Section 4.5.2 ACPI Timing ● Update Top Marking Specification ● Update Application Circuit

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this data sheet belong to their respective owners.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Fintek for any damages resulting from such improper use or sales.

Table of Contents

1 GENERAL DESCRIPTION	6
2 FEATURE LIST	7
3 PIN CONFIGURATION AND DESCRIPTION.....	12
3.1 PIN CONFIGURATION	12
3.2 PIN DESCRIPTION.....	13
3.2.1 <i>Power and Ground</i>	13
3.2.2 <i>Clock</i>	13
3.2.3 <i>LPC Interface</i>	14
3.2.4 <i>SPI and eSPI</i>	14
3.2.5 <i>Hardware Monitor, I2C</i>	15
3.2.6 <i>Keyboard and Mouse Controller (KBC)</i>	16
3.2.7 <i>ACPI, ERP</i>	16
3.2.8 <i>Serial Port 1 to 2(UART 1 to 2)</i>	17
3.2.9 <i>80 Port</i>	18
3.2.10 <i>General-Purpose I/O (GPIO)</i>	18
3.2.11 <i>Configuration Straps</i>	20
4 FUNCTION DESCRIPTION	21
4.1 HARDWARE MONITOR.....	21
4.1.1. <i>Voltage</i>	21
4.1.2. <i>Temperature</i>	23
4.1.3. <i>Fan Control</i>	28
4.2 KEYBOARD CONTROLLER	42
4.2.1 <i>Output Buffer</i>	42
4.2.2 <i>Input Buffer</i>	42
4.2.3 <i>Status Register</i>	42
4.2.4 <i>Commands</i>	43
4.2.5 <i>PS/2 wakeup function</i>	44
4.3 GENERAL-PURPOSE INPUT / OUTPUT (GPIO) PORTS.....	45
4.3.1 <i>GPIO Access Method</i>	45
4.3.2 <i>GPIO status</i>	48
4.4 WATCHDOG TIMER FUNCTION.....	51
4.4.1 <i>Watchdog Timer Configuration Register 1 — base address + 05h</i>	51
4.4.2 <i>Watchdog Timer Configuration Register 2 — base address + 06h</i>	51
4.4.3 <i>Watchdog PME Control Register — base address + 0Ah</i>	52
4.5 ACPI FUNCTION	53
4.5.1. <i>Power Control</i>	54
4.5.2. <i>ACPI Timing</i>	60
4.5.3. <i>AC Loss & Resume Control Methods</i>	66
4.5.4. <i>Auto Reboot Function (Boot Fail)</i>	71
4.6 UART	72
4.7 CLKIN	78
5 CONFIGURATION REGISTER.....	79
5.1 GLOBAL CONTROL REGISTERS	79
5.2 MULTIFUNCTION FUNCTION REGISTER MAPPING TABLE	97
5.2.1 <i>Multi-Function Register Mapping for Hardware Monitor</i>	97
5.2.2 <i>Multi-Function Register Mapping for KBC (PS/2 Mouse)</i>	97
5.2.3 <i>Multi-Function Register Mapping for GPIO0x</i>	98

F81804

5.2.4	<i>Multi-Function Register Mapping for GPIO1x</i>	98
5.2.5	<i>Multi-Function Register Mapping for GPIO2x</i>	99
5.2.6	<i>Multi-Function Register Mapping for GPIO5x</i>	99
5.2.7	<i>Multi-Function Register Mapping for GPIO6x</i>	100
5.2.8	<i>Multi-Function Register Mapping for GPIO7x</i>	100
5.2.9	<i>Multi-Function Register Mapping for WDT</i>	100
5.2.10	<i>Multi-Function Register Mapping for ERP, LED</i>	101
5.2.11	<i>Multi-Function Register Mapping for I2C</i>	102
5.2.12	<i>Multi-Function Register Mapping for UART 1</i>	102
5.2.13	<i>Multi-Function Register Mapping for UART 2</i>	102
5.3	HARDWARE DEVICE CONFIGURATION REGISTERS (LDN CR04)	103
5.4	HARDWARE MONITOR CONFIGURATION SETTING REGISTERS (ACCESSED BY LPC AND I2C)	104
5.5	PECI/TSI/I2C SETTING	107
5.6	PECI COMMAND SETTING	110
5.7	TSI/MXM TEMPERATURE	115
5.8	TEMPERATURE RELATED REGISTER	120
5.9	VOLTAGE SETTING	128
5.10	GENERAL FAN CONTROL SETTING	132
5.11	FAN1 CONTROL REGISTER – INDEX A0H~AFH	145
5.12	FAN3 CONTROL REGISTER – INDEX C0H- CFH	152
5.13	KBC REGISTERS (CR05)	159
5.14	GPIO REGISTERS (CR06)	161
5.14.1	<i>GPIO0x Configuration Registers</i>	164
5.14.2	<i>GPIO1x Configuration Registers</i>	168
5.14.3	<i>GPIO2x Configuration Registers</i>	173
5.14.4	<i>GPIO5x Configuration Registers</i>	176
5.14.5	<i>GPIO6x Configuration Registers</i>	181
5.14.6	<i>GPIO7x Configuration Registers</i>	183
5.14.7	<i>GPIO9x Configuration Registers</i>	184
5.15	WDT DEVICE CONFIGURATION REGISTERS (LDN CR07)	187
5.16	PME, ACPI AND ERP DEVICE CONFIGURATION REGISTERS (LDN CR0A)	190
5.17	SPI MASTER DEVICE CONFIGURATION REGISTERS (LDN CR0F)	205
5.18	UART1 DEVICE CONFIGURATION REGISTERS (LDN CR10)	207
5.19	UART 2 DEVICE CONFIGURATION REGISTERS (LDN CR15)	214
6	ELECTRICAL CHARACTERISTICS	222
6.1	ABSOLUTE MAXIMUM RATINGS	222
6.2	DC CHARACTERISTICS	222
7	ORDERING INFORMATION	230
8	TOP MARKING SPECIFICATION	231
9	PACKAGE DIMENSIONS (64-TQFP)	232
10	APPLICATION CIRCUIT	233

1 General Description

The F81804 is the featured IO chip for Industrial PC system. Equipped with 2 UART ports with Multi drop function (9-bit protocol), SIR, 80 port, master SPI, ACPI management function. Each UART provides 16/32/64/128 bytes FIFO. The UART supports legacy speeds up to 115.2K bps as well as even higher baud rates of 230K, 460K, or 921K bps to support higher speed modems. The F81804 supports keyboard and mouse interface which is 8042-based keyboard controller. The F81804 integrated with hardware monitor, 6 sets of voltage sensor, 2 sets of creative auto-controlling smart fans and 2 temperature sensor pins for the accurate dual current type temperature measurement for CPU thermal diode or external transistors 2N3906 and one local temperature.

The F81804 provides flexible features for multi-directional application. For instance, supports 30 GPIO pins, IRQ sharing function designed in UART feature for usage and accurate current mode H/W monitor will be worth in measurement of temperature. Others, the F81804 supports newest Intel PECI 3.0 interfaces for new generational CPU temperature usage, INTEL IBX PEAK, I2C and AMD TSI for temperature reading.

In order to save the current consumption when the system is in the soft off state which is so called power saving function. The power saving function supports the system boot-on not only by pressing the power button but also by the wake-up events via GPIO0x, GPIO1x, RI1#. When the system enters the S3/S4/S5 state, F81804 can cut off the VSB power rail which supplies power source to the devices like the LAN chip, the chipset, the SIO, the audio codec, DRAM, etc. The PC system can be emulated to G3-like state when the system enters S3/S4/S5 states. At the G3-like state, the F81804 consumes 5VSB power rail only. The integrated two control pins are utilized to turn on or off VSB power rail in the G3-like status. The turned on VSB rail is supplied to a wake up device to fulfill a low power consumption system which supports a wake up function.

The F81804 has eSPI and LPC interfaces where the interface would be detected automatically. Those interfaces could be workable with 1.8V or 3.3V.

These features as above description will help you more and improve the product value. The F81804 is in the package of 64-TQFP. (7mm*7mm)

2 Feature List

I2C Function

- ✧ Support I2C Function Via Pin 23, 30(SDA) & Pin 22, 26 (SCL); I2C slave 400K bps/
I2C master 66K bps

eSPI / LPC Interface

- ✧ Comply with Intel's Slave LPC Interface Specification Revision 1.1
- ✧ Comply with Intel's Slave eSPI 1.0 Specification
- ✧ LRESET#/SIRQ Support Low Voltage Level for 1.8V

Hardware Monitor Management

- Monitoring hardware monitor functions under S3 could be disabled.
- Support smart fan FQST for FAN 1
- Support IBX PCH temperature reading via I2C
- Support AMD TSI, MXM via I2C pins.
- Digital Thermal Interfaces
 - Intel® PECl 3.1 for Intel CPU thermal monitoring
 - 4 selectable PECl address 30h~33h
 - CPU address auto detect mode
 - Intel Ibex thermal monitoring
 - SB-TSI for AMD® CPU and MXM thermal monitoring
 - T1 and T2 beta compensation
- Analog Thermal Interface
 - 2 x Thermistor or Thermal Diode (BJT) connected to device ADC inputs
 - Support Dual Current Type ($\pm 3^{\circ}\text{C}$) thermal inputs
 - 1 x Local Temperature source
 - Can set temperature sensor's OVT limit and high limit
- Fan Control and Monitor
 - 2 Auto PWM or DAC fan controls
 - 2 Fan speed monitoring inputs
 - Fan control support Stage Auto Mode (4-Limit and 5-Stage)/Linear Auto Mode/Manual Mode
 - Programmable hysteresis and setting points for all monitored items
 - Provide FAN real time status
 - Temperature over high limit FAN can force full speed
 - Programmable PWM mode up to 300 kinds of frequencies (15Hz~23.5KHz)

F81804

- 6 voltage monitoring and indication (VIN1, VIN2, 3VCC, 5VSB, 3VSB, VBAT)

Monitoring VBAT voltage could be disabled via the register.

Voltage-Protect Status

- Over Voltage Protect (OVP) Limit: 3VCC, VIN1, VIN2
- Under Voltage Protect (UVP) Limit: 3VCC, VIN2

Shut down when OVP/UVP occurred

- 3VCC, VIN2

- Generates OVT#, PME#, BEEP or shutdown via hardware signals output on critical temperature events

- OVT
 - ◊ Temperature over limit support max three source
 - ◊ Even output support level mode and pulse mode
 - ◊ Event output can indicate by 1Hz LED or 400/800Hz BEEP
- ALERT
 - ◊ Even output support level mode and pulse mode
 - ◊ Event output can indicate by 1Hz LED or 400/800Hz BEEP
- BEEP
 - ◊ Event output source support OVT or ALERT
 - ◊ Case intrusion detection (COPEN#)
 - ◊ Even output via Beep and PME at the same time

Power Management

- Provide Power Saving Function (Comply ERP lot 6.0)
- Support Intel Deep Sleep Well (DSW) Timing Sequence
- Support ACPI
- Support G3 like state control
- Built in Two Control Pins with VSB Power Sources Control
- System Wake-Up Control

Optional routing of events to generate PME on detection of:

- Keyboard keystrokes
- Mouse movement and/or button left click
- Ring Indication RI1# and RI2# on the serial ports

- Provide ATX Emulates AT Function
- ◊ Support Auto Re-Generates PWSOUT# Signal Only at Always on Or AT Mode Which Would Be Auto Regenerated After 800ms Until S3# De-Asserted.

F81804

- ❖ AC Loss and Resume Control Method
 - Always On
 - Always Off
 - Bypass Mode
 - Keep Last State Old Mode
 - Keep Last State New Mode (Do not check ATXPG)

Glue Functions

- **LED status indication**
 - Programmable blinking at S0, S3, Deep S3, S5 state
 - Use Along with UART1/2
 - TX LED 1/2: Output Via DTR1/2#
 - RX LED1/2: Output Via DSR1/2#
- **Watch Dog Timer**
 - Time resolution minute/second
 - Maximum 256 minutes or 256 seconds
 - Time Out Signal Can Output Via WDTRST#, PWROK
 - Support WDT Reset Function
 - Support WDT wake up while ERP function is enabled

Legacy Modules

- **UART**
 - 2High-Speed 16C550/16C650/16C750/16C850/16C950 Compatible UARTs
 - Programmable 16/32/64/128-Byte Send/Receive FIFO Depth
 - Support RS232, RS422 and RS485
 - RS485 Mode
 - Auto Flow Control
 - RS232 Mode
 - Hardware Auto Flow Control with via DTR# or RTS#
 - Baud Rate
 - Baud Rate Supports 115.2 Kbps, Up to 1.5 Mbps
 - Programmable
 - Baud Rate
 - Support IRQ 3,4,5,6,7,8,9,10,11 Sharing
 - Provide Multi Drop (9-Bits) Function for Gaming Machine

F81804

Support Ring-In Wake Up Via RI1# And RI2#

■ 80-Port Interface

Monitor 0x80 Port and Output the Value Via Signals Defined for 7-Segment Display.

High Nibble and Low Nibble Are Outputted Interleaved at 1KHz Frequency.

80-Port Is Programmable Via UART 2

Temperature Data Could Be Output Via 80 Port

Enable Via Power on Strapping Pin or Register.

■ Master SPI Interface

Support 8 Clock & 8 Bit Data.

CS# Could Be Kept Low or Return to High Stage.

Support Master SPI Function Which Could Be Selected from UART 2 (Programmable Via UART 2)

- ❖ Provide 2 fully functional UART
- ❖ Programmable 16/32/64/128 bytes FIFO
- ❖ Multi drop function
- ❖ Support IRQ Sharing
- ❖ Provide auto flow control

■ PS/2 Keyboard and Mouse Controller (KBC)

Provide one KBC

Support Keyboard/Mouse wakeup and swap function

Compatibility with the 8042

Hardware Gate A20 and Hardware Keyboard Reset

■ General-Purpose Input/ Output

Provide 4 sets of GPIO (GPIO0x/1x/5x) SMI event via PME# or SIRQ

Provide different SIRQ channels for GPIO

30 GPIO Pins for flexible application, all GPIOs individually configured as input or output

GPIO0x and GPIO1x support interrupt status (wake up)

GPIO0x, GPIO1x and GPIO5x support different SIRQ channels

GPIO1x Supports 8 Functions: GPIO (default), PME#, CLKOUT, BEEP, LED_VCC, LED_VSB, WDTRST#,

ALERT#

CLKOUT = 48MHz / (CLKOUT_PRE_DIV * 2), where CLKOUT would be 48/24/12/8MHz → Index 2Bh

(CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 1), bit 5-4

■ Clocks

CLKIN supports 24 /48 MHz (default) clock input, others clock could be programmable internally via register.

F81804**■ Power Supply**

- 1.8V VCC for ESPI Bus Operation
- 1.8V/3.3V VCC for LPC Bus Operation
- 5VSB, 3VCC, 3VSB, VBAT

■ Package

- 64-PIN TQFP (7mm*7mm) Green Package
- Operation Temperatures Range -40°C ~ 85°C

Patented TW207103 TW207104 TW220442 US6788131 B1 TWI235231 TW237183 TWI263778


FINITEK CONFIDENTIAL

May 2020
V 0.21P

3 Pin Configuration and Description

3.1 Pin Configuration

Figure1. F81804 pin configuration (7mm×7mm)



F81804

3.2 Pin Description

3.2.1 Power and Ground

F81804	Pin Name	Type	Description
14	IFP	P	Interface 1.8V/3.3V power supply voltage input for LPC Interface 1.8V power supply voltage input for eSPI
21	I_VSB3V	P	3.3V internal standby power pin which regulates from 5VSB (V5A). This pin can be an output pin which could provide the small amount of the current at 5VSB (V5A) existence for extending the battery life.
27	GND	P	Digital GND. Digital ground used for all internal digital circuit; it must be grounded.
32	5VSB (V5A)	P	5V standby power supply.
39	VBAT	P	3.3V Battery Power.
49	3VSB	P	Analog Power with 3.3V standby.
43	AGND	P	Analog GND. Analog ground used for all internal analog circuit; it must be grounded.
54	3VCC	P	Power supply voltage input with 3.3V.

3.2.2 Clock

F81804	Pin Name	Type	Pin PWR	Description
15	PCICLK	IN _{st,lv}	IFP	PCI clock 10~33 MHz input.
16	CLKIN	IN _{st,lv}	I_VSB3V	System clock input 24/48MHz (default 48MHz). CLKIN's clock would be programmable internally.

F81804

3.2.3 LPC Interface

F81804	Pin Name	Type	Pin PWR	Description
7	LRESET#	IN _{st,lv}	IFP	LPC Reset Signal. It can connect to PCIRST# signal on the host.
8	SERIRQ	I _v /O _{lv}	IFP	LPC Serial IRQ input / Output.
9	LFRAME#	IN _{st,lv}	IFP	Indicates start of a new cycle or termination of a broken cycle.
10-13	LAD[0:3]	I/O _{16st}	IFP	These signal lines communicate address, control, and data information over the LPC bus between a host and a peripheral.

3.2.4 SPI and eSPI

F81804	Pin Name	Type	Pin PWR	Description
3	SPI_MISO	IN _{st,5v}	3VCC	SPI master input, slave output
4	SPI_MOSI	O _{12-5v}	3VCC	SPI master output, slave input
5	SPI_CLK	O _{12-5v}	3VCC	SPI clock.
6	SPI_CS#	O _{12-5v}	3VCC	SPI chip select
7	ESPI_RESET#	IN _{st,lv}	IFP	eSPI Reset signal. Reset the eSPI interface for both master & slaves.
8	ESPI_ALERT# ¹	I/O _{16st,lv}	IFP	eSPI Alert#: Used by eSPI slave to request service from eSPI master.
9	ESPI_CS#	IN _{st,lv}	IFP	eSPI Chip select#: driving chip select low selects a particular eSPI slave for the transaction.
10-13	ESPI_IO[0:3]	I/O _{16st,lv}	IFP	eSPI I/O: Bidirectional input/output pins used to transfer data between master & slaves.
15	ESPI_CLK	IN _{st,lv}	IFP	eSPI clock input. The reference timing for all the serial input & output operations.

¹This pin is optional for single master single slave configuration where I/O [1] can be used to signal the Alert event.

3.2.5 Hardware Monitor, I2C

F81804	Pin Name	Type	Pin PWR	Description
22	SCL	I _{lv} /OD _{16st, 5v}	I_VSB3V	I2C Interface CLOCK pin. Clock output for AMD TSI, MXM, I2C & Intel PCH (IBX Peak).
26		I _{lv} /OD _{12st, 5v}		
23, 30	SDA	I _{lv} /OD _{16st, 5v}	I_VSB3V	I2C Interface DATA pin. AMD TSI, MXM, I2C & Intel PCH (IBX Peak) data pin.
30	BEEP	OD _{24t,5v}	I_VSB3V	Beep pin. Program to GPIO; PME#; CLKOUT; LED_VSB; LED_VCC; WDTRST; ALERT# by register.
31	PECI	I _{lv} /O _{D8, S1}	I_VSB3V	PECI interface pin.
26	OVT#	OD _{12,5v}	I_VSB3V	Over temperature signal output.
40	COPEN#	IN _{st,5v}	VBAT	Case Open Detection #. This pin is connected to a specially designed low power CMOS flip-flop backed by the battery for case open state preservation during power loss.
44	D2+	AIN	3VSB	Thermal diode/transistor temperature sensor input.
45	D1+(CPU)	AIN	3VSB	CPU thermal diode/transistor temperature sensor input. This pin is for CPU use.
46	VREF	AOUT	3VSB	Voltage reference output.
47	VIN2	AIN	3VSB	Voltage Input 2. Support OVP & UVP function, and default is disable alarm mode.
48	VIN1 (Vcore)	AIN	3VSB	Voltage Input for Vcore.
50	FANIN1	IN _{st,5v}	3VCC	Fan 1 tachometer input.
51	FANCTL1	OOD _{12,5v} AOUT	3VCC	Fan 1 control output. This pin provides PWM duty-cycle output or a DAC voltage output
52	FANIN3	IN _{st,5v}	3VCC	Fan 3 tachometer input.
53	FANCTL3	OOD _{12,5v} AOUT	3VCC	Fan 3 control output. This pin provides PWM duty-cycle output or a DAC voltage output.

F81804

3.2.6 Keyboard and Mouse Controller (KBC)

F81804	Pin Name	Type	Pin PWR	Description
17	KBRST#	OD _{12,u10}	I_VSB3V	Keyboard reset. This pin is high after system reset. Internal pull high 3.3V with 10KΩ.
18	GA20	OD _{12,u10}	I_VSB3V	Gate A20 output. This pin is high after system reset. Internal pull high 3.3V with 10KΩ.
22	MDATA	I/OD _{16st,5V}	I_VSB3V	PS/2 Mouse Data.
23	MCLK	I/OD _{16st,5V}	I_VSB3V	PS/2 Mouse Clock.
24	KDATA	I/OD _{16st,5V}	I_VSB3V	PS/2 Keyboard Data.
25	KCLK	I/OD _{16st,5V}	I_VSB3V	PS/2 Keyboard Clock.

3.2.7 ACPI, ERP

F81804	Pin Name	Type	Pin PWR	Description
19	ERP_CTRL0#	OD _{12,5v}	I_VSB3V	Standby power rail control pin 0. This pin controls an external PMOS to turn on or off the standby power rail. In the S5 state, the default is set to 1 to cut off the standby power rail.
20	SLP_SUS#	IN _{st}	I_VSB3V	This pin asserts low which comes from PCH to shut off suspend power rails externally to enhance power saving function.
29	WDTRST#	OD _{12,5v}	I_VSB3V	Watch dog timer signal output. Program to GPIO; PME#; CLKOUT; Beep; LED_VCC; LED_VSB; ALERT# by register.
33	PWSIN#	IN _{st,5v}	I_VSB3V	Main power switch button input.
34	PWSOUT#	OD _{12,5v}	I_VSB3V	Panel Switch Output. This pin is low active and pulse output. It is power on request output#.
35	S3#	IN _{st,5v}	I_VSB3V	S3# Input is Main power on-off switch input.
36	PS_ON#	OD _{12,5v}	I_VSB3V	Power supply on-off control output. Connect to ATX power supply PS_ON# signal.
37	PWROK	OD _{12,5v}	VBAT	PWROK function, It is power good signal of VCC, which is delayed 400ms (default) as VCC arrives at 2.8V.
38	RSMRST#	OD _{12,5v}	VBAT	Resume Reset# function, It is power good signal of 3VSB, which is

F81804

				delayed 66ms as 3VSB arrives at 2.8V.
41	DPWROK	OD _{12,5v}	VBAT	It is power good signal of 5VSB which is delayed 66ms as 5VSB arrives at 4.4V. Couple this pin to PCH when system supports Intel DSW state function.
42	S5#	IN _{st,5v}	I_VSB3V	S5# input. This pin companies with S3# to indicate the operating state from S0 to S3 and S4/S5 sleep states.

3.2.8 Serial Port 1 to 2(UART 1 to 2)

F81804	Pin Name	Type	Pin PWR	Description
2	DCD2#	IN _{st,5v}	3VCC	Data Carrier Detect. An active low signal indicates the modem or data set has detected a data carrier.
3	RI2#	IN _{st,5v}	I_VSB3V	Ring Indicator. An active low signal indicates that a ring signal is being received from the modem or data set. Support wake up function.
4	CTS2#	IN _{st,5v}	3VCC	Clear To Send is the modem control input.
5	DTR2#	O ₁₆	3VCC	UART Data Terminal Ready. An active low signal informs the modem or data set that controller is ready to communicate.
63	RTS2#	O ₁₆	3VCC	UART Request To Send. An active low signal informs the modem or data set that the controller is ready to send data.
6	DSR2#	IN _{st,5v}	3VCC	Data Set Ready. An active low signal indicates the modem or data set is ready to establish a communication link and transfer data to the UART.
1	SOUT2	O ₁₆	3VCC	UART Serial Output. Used to transmit serial data out to the communication link.
64	SIN2	IN _{st,5v}	3VCC	UART Serial Input. Used to receive serial data through the communication link.
55	DCD1#	IN _{st,5v}	I_VSB3V	Data Carrier Detect. An active low signal indicates the modem or data set has detected a data carrier.
56	RI1#	IN _{st,5v}	I_VSB3V	Ring Indicator. An active low signal indicates that a ring signal is being received from the modem or data set. Support wake up function.
57	CTS1#	IN _{st,5v}	3VCC	Clear To Send is the modem control input.
58	DTR1#	O ₈	3VCC	UART Data Terminal Ready. An active low signal informs the modem or

F81804

				data set that controller is ready to communicate.
59	RTS1#	O ₈	3VCC	UART Request to Send. An active low signal informs the modem or data set that the controller is ready to send data.
60	DSR1#	IN _{st,5v}	3VCC	Data Set Ready. An active low signal indicates the modem or data set is ready to establish a communication link and transfer data to the UART.
61	SOUT1	O ₈	3VCC	UART Serial Output. Used to transmit serial data out to the communication link.
62	SIN1	IN _{st,5v}	3VCC	UART Serial Input. Used to receive serial data through the communication link.

3.2.9 80 Port

F81804	Pin Name	Type	Pin PWR	Description
63	SEGC	O ₁₈	3VCC	
64	SEGE	O ₁₈	3VCC	
1	SEGB	O ₁₈	3VCC	
2	SEGG	O ₁₈	3VCC	
3	SEGF	O ₁₈	3VCC	
4	SEGA	O ₁₈	3VCC	
5	SEGD	O ₁₈	3VCC	
6	L#	O ₁₆	3VCC	SEG for 7-segment display(Common Cathode). This function would be enabled by power on strapping pin 61 or programming the register.

3.2.10 General-Purpose I/O (GPIO)

F81804	Pin Name	Type	Pin PWR	Description
63	GPIO50	I/OOD _{14st, 5v}	3VCC	General Purpose IO.
64	GPIO51	I/OOD _{14st, 5v}	3VCC	General Purpose IO.
1	GPIO52	I/OOD _{14st, 5v}	3VCC	General Purpose IO.

F81804

2	GPIO53	I/OOD _{14st, 5v}	3VCC	General Purpose IO.
3	GPIO54	I/OOD _{14st, 5v}	3VCC	General Purpose IO.
4	GPIO55	I/OOD _{14st, 5v}	3VCC	General Purpose IO.
5	GPIO56	I/OOD _{14st, 5v}	3VCC	General Purpose IO.
6	GPIO57	I/OOD _{14st, 5v}	3VCC	General Purpose IO.
17	GPIO91	I/OOD _{8st, 5v}	I_VSB3V	General Purpose IO.
18	GPIO92	I/OOD _{8st, 5v}	I_VSB3V	General Purpose IO.
19	GPIO00	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
20	GPIO04	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
22	GPIO93	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
23	GPIO94	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
26	GPIO12	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
28	GPIO14	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
29	GPIO15	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
30	GPIO16	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
31	GPIO17	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
33	GPIO22	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
34	GPIO23	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
35	GPIO24	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
36	GPIO25	I/OOD _{12st,5v}	I_VSB3V	General purpose IO.
37	GPIO26	I/OD _{12st,5v}	I_VSB3V	General purpose IO.
38	GPIO27	I/OD _{12st,5v}	I_VSB3V	General purpose IO.
41	GPIO66	I/OD _{12st,5v}	VBAT	General purpose IO.
42	GPIO67	I/OD _{12st,5v}	VBAT	General purpose IO.
50	GPIO95	I/OD _{12st,5v}	3VCC	General purpose IO.
52	GPIO97	I/OD _{12st,5v}	3VCC	General purpose IO.
53	GPIO70	I/OOD _{12st, 5v}	3VCC	General purpose IO.

F81804

3.2.11 Configuration Straps

F81804	Pin Name	Type	Pin PWR	Description
28	ATX_AT_TRAP	IN _{t,5v}	I_VSB3V	Power on trapping: ATX emulates AT function 1: ATX mode (Default, internal pull high 47 KΩ). 0: AT mode.
51	PWM_DAC1	IN _{st,5v}	3VCC	Power on Strapping pin: 1: PWM mode. 0: Default is DAC mode for FANCTL1 (internal pull down 100 KΩ).
53	PWM_DAC3	IN _{st,5v}	3VCC	Power on Strapping pin: 1: PWM mode. 0: Default is DAC mode for FANCTL3 (internal pull down 100 KΩ).
58	FAN_40_100	IN _{t,u47,5v}	3VCC	Power on strapping pin: 1(Default): (Internal pull high 47 KΩ) Power on fan speed default duty is 40% (PWM). 0: Power on fan speed default duty is 100% (PWM).
59	Config4E_2E	IN _{t,u47,5v}	3VCC	Power on strapping: 1(internal pull high 47KΩ, Default) Configuration register:4E/4F 0 Configuration register:2E/2F
61	80_TRAP#	IN _{t,5v}	3VCC	Power on strapping pin: 0: 80-port enable. 80 port decode output from UART 2 interface. 1(Default): Disable 80-port function.

4 Function Description

4.1 Hardware Monitor

4.1.1. Voltage

An 8-bit Analog to Digital Converter (ADC) has the 8mv LSB and connected to external device pins (VIN1 ~ VIN4) and internal signal pins are 3VCC, 5VSB, VBAT and 3VSB. The maximum input voltage of the analog pin is 2.048V (256 steps \times 8mV = 2.048V). Therefore, the voltage under 2.048V (ex: 1.5V) can be directly connected to these analog inputs. The voltage higher than 2.048V should be reduced by a factor with external resistors to obtain the input range. Only 3VCC is an exception for it is main power of F81804. Therefore, 3VCC can directly connect to this chip's power pin and need no external resistors. There are two functions in this pin with 3.3V. The first function is to supply internal analog power of F81804, and the second function is that voltage with 3.3V is connected to internal serial resistors to monitor the +3.3V voltage. The internal serial resistors are two 150K Ω , so that the internal reduced voltage is half of +3.3V. Otherwise, there are two temperature sensors, a typical thermometer and a typical bipolar junction transistor (BJT). Default Temperature Sensor is connected to a BJT.




Figure4-1 Hardware monitor configuration

F81804

Input voltages greater than 2.048 V should be reduced by an external resistor divider to keep the input voltages in the proper range, and the voltage divided formula is shown as follows:

$$V_{IN} = V_{+12V} \times \frac{R_2}{R_1 + R_2}$$

where V_{+12V} is the analog input voltage.

For example, we choose $R1=27K$, $R2=5.1K$, the exact input voltage for $V+12v$ will be 1.907V, which is within the tolerance.

4.1.1.1. Over Voltage & Under Voltage Protection

F81804's voltage protection function could protect the damage from voltage spikes via over voltage & under voltage protection (OVP & UVP) function. Voltage protection function is enabled via setting the related register. When force mode occurs, the system would shut down and the system cannot be re-booted at all. Only re-plugging the power code (cut off VSB) could re-activate or re-boot the system under force mode.

4.1.1.2. ADC Noise Filtering

The ADC is integrating type with inherently good noise rejection. Micro-power operation places constraints on high-frequency noise rejection. Therefore, careful PCB board layout and suitable external filtering are required for high-accuracy remote measurement in electronically noisy environment. High frequency EMI is best filtered at D+ and D- with an external 2200pF capacitor. Too high capacitance may introduce errors due to the rise time of the switched current source. Nearly all noise sources tested cause the ADC measurement to be higher than the actual temperature, depending on the frequency and amplitude.

F81804

4.1.2. Temperature

F81804 can monitor 2 types of remote temperature sensors in analog. They are thermistor and thermal Diode. These sensors can be measured from -60°C to 127°C for thermal diode & thermistor. Some popular sensors are recommended as bellow table.

Table4-1 Remote-sensor Transistor Manufacturers

Manufacturer	Model Number
Panasonic	2SB0709 2N3906
Philips	PMBT3906

4.2.1.1. Thermistor

F81804 can connect 2 thermistors to measure environment temperature or remote temperature. The specification of thermistor should be considered to (1) β value is 3435K (2) resistor value is 10K ohm at 25°C. As below Figure, the thermistor is connected by a serial resistor with 10K ohm, then being connected to VREF.




Figure 4-2 Monitor Temperature from Thermistor Configuration

F81804

4.2.1.2. Thermal Diode

Also, if the CPU, GPU or external circuits provide thermal diode for temperature measurement, F81804 is capable to these situations. The build-in reference table is for PNP 2N3906 transistor from Table 5-2. As below figure, the transistor is directly connected into temperature pins.




Figure 4-3 Monitor Temperature from Thermal Diode Configuration

4.2.1.3. Intel PECL

F81804 support Intel PECL1.1/PECL3.1 to read temperature from PECL signal. The Platform Environment Control Interface (PECL) uses a single wire for self-clocking and data transfer. The bus requires no additional control lines. The physical layer is a self-coded on-wire bus that begins each bit with a driven, rising edge from an idle level near zero volts. The duration of the signal driven high depends on whether the bit value is a logic '0' or logic '1'. PECL also includes variable data transfer rate established with every message. In this way, it is highly flexible even though underlying logic is simple. The interface design was optimized for interfacing to Intel processor and chipset components in both single processor and multiple processor environments. The single wire interface provides low board routing overhead for the multiple load connections in the congested routing area near the processor and chipset components. Bus speed, error checking, and low protocol overhead provides adequate link bandwidth and reliability to transfer critical device operating conditions and configuration information. F81804 can connect to CPU & read the temperature data from CPU directly. Then the fan control machine of F81804 can implement the fan to cool down CPU temperature. The application circuit is as below.




Figure 4-4 INTEL PECL Typical Application Method

F81804

The F81804 integrated most of PECL 3.1 commands for the future advantage application. More detail, please refer to the register descriptions.

Table 4-2 PECL 3.1 Command Support List

F81804 Support	PECL 3.1 Command	PECL 1.0 Command	Status
V	Ping ()	Ping ()	
V	GetTemp ()	GetTemp ()	
V	GetDIB ()		
V	RdIAMS ()		
-	WrIAMS ()		
-	RdPCIConfigLocal ()		Not Available in Mobile/DT
-	WrPCIConfigLocal ()		Not Available in Mobile/DT
-	RdPCIConfig ()		Not Available in Mobile/DT
-	WrPCIConfig ()		Not Available in Mobile/DT
V	RdPkgConfig ()		
V	WrPkgConfig ()		

4.2.1.4. AMD TSI

The F81804 provide AMD Temperature Sensor Interface (TSI) interfaces for new generational CPU temperature sensing. In this interface, there are SIC and SID signals for temperature information reading from AMD CPU. The SIC signal is for clocking use, the other is for data transferring. More detail, please refer register description.

The TSI is a simple SMBUS master to communicate with AMD CPU or Intel CPU to getting the temperature of CPU. It supports byte sending, byte receiving, read/write byte, read/write block and quick command of SMBus protocol. When power on the hardware automatically fetch the temperature use the protocol per the specification of AMD/Intel. User can use the provided registers to control the SCL/SDA as a SMBus master. The SCL signal is for clocking use, the SDA is for data transferring.

F81804 provide SMBus block read/write compatible Platform Control Hub (PCH) EC SMBus protocol, and provides byte read/write protocol to read CPU and chipset thermal temperature information. For byte read/write protocol, F81804 supports 4-suit device address to read or write from device information. For block read/write, F81804 support 1 suits device address and maximum 17-byte count for read protocol to read from device information, and 4-byte count for write protocol to write information to device.


F81804


Figure 4-5 AMD TSI Typical Application Method

4.2.1.5. Temperature Interrupt Detection

4.2.1.5.1. Over Temperature Signal (OVT#)

OVT# alert for temperature is shown as below figure. When monitored temperature exceeds the over-temperature threshold value, OVT# will be asserted until the temperature goes below the hysteresis temperature.




Figure 4-6 Temperature OVT# Signal

4.2.1.5.2. Power Management Event (PME#)

PME# interrupt for temperature is shown as below figure. Temperature exceeding high limit or going below hysteresis will cause an interrupt if the previous interrupt has been reset by writing “1” all the interrupt Status Register.




Figure 4-7 Hysteresis mode illustrations

*Interrupt Reset when Interrupt Status Registers are written

4.1.3. Fan Control

4.1.3.1. Fan speed count

Inputs are provided by the signals from fans equipped with tachometer outputs. The level of these signals should be set to TTL level, and maximum input voltage cannot be over 5V. If the input signals from the tachometer outputs are over the 5V, the external trimming circuit should be added to reduce the voltage to obtain the input specification.

Determine the fan counter according to:

$$Count = \frac{1.5 \times 10^6}{RPM}$$

In other words, the fan speed counter (12-bit resolution) has been read from register, the fan speed can be evaluated by the following equation.

$$RPM = \frac{1.5 \times 10^6}{Count}$$

As for fan, it would be best to use 2 pulses (4 phases fan) tachometer output per round. So the parameter "Count" under 5 bit filter is 4096~64 and RPM is 366~23438 based on the above equation. If using 8 phases fan, RPM would be from 183~11719.

4.1.3.2. Fan Speed Control

These chips provide 2 fan speed control methods: 1. DAC FAN CONTROL 2. PWM DUTY CYCLE

(1) DAC Fan Control

The range of DC output is 0~VCC, controlled by 8-bit register. 1 LSB is about 0.013V (VCC=3.3V). The output DC voltage is amplified by external OP circuit, thus to reach maximum FAN OPERATION VOLTAGE, 12V. The output voltage will be given as followed:

$$Output_{Voltage}(V) = \frac{VCC \times \text{Programmed } 8 - \text{bit Register Value}}{256}$$

And the suggested application circuit for linear fan control would be:





Figure 4-8 Hysteresis mode illustrations


F81804

(2) PWM duty Fan Control

The duty cycle of PWM can be programmed by a 8-bit register. The default duty cycle is set to 100%, that is, the default 8-bit registers is set to FFh. The expression of duty can be represented as follows.



$$\text{Duty_Cycle}(\%) = \frac{\text{Programmed } 8\text{-bit Register Value}}{256} \times 100\%$$

F81804
Figure 4-9 Fan Control Mode Selection Flow


4.1.3.3. Fan Temperature Source

Each fan can be controlled by 8 kinds of temperature inputs: (1) T1 temperature (2) T3 temperature (4) PECI temperature (5) 4 suits I2C master temperature.

Table 4-3 Fan1 Type and Mode Selection

FAN 1	Related Register
FAN_PROG_SEL	Index 9Fh [7]
FAN Type Select	Index 94 [1:0]
FAN mode Select	Index 96 [1:0]
FAN count reading	Index A0h~A1h
FAN expect speed	Index A2h~A3h
FAN full speed count	Index A4h~A5h
Boundary	Index A6h~A9h
Segment Speed	Index AAh~AEh
FAN1 Temperature Mapping	Index AFh
FAN1 Temperature Adjust Select	Index 96h[2:0]
FAN1 Temperature Adjust Up Rate	Index 95h[6:4]
FAN1 Temperature Adjust Down Rate	Index 95h[2:0]

Table 4-4 Fan3 Type and Mode Selection

FAN 3	Related Register
CLK_TUNE_PROG_EN	Global Control Register : index 27h [0]
Multi-Function	Global Control Register : index 2Bh [1:0]
FAN_PROG_SEL	Index 9Fh [7]
FAN Type Select	Index 94 [5:4]
FAN mode Select	Index 96 [5:4]
FAN count reading	Index C0h~C1h
FAN expect speed	Index C2h~C3h
FAN full speed count	Index C4h~C5h
Boundary	Index C6h~C9h
Segment Speed	Index CAh~CEh
FAN3 Temperature Mapping	Index CFh

4.1.3.4. Fan Speed Control mechanism

There are three modes for control fan speed, and they are (1) Manual mode, and (2) Auto mode (Stage & Linear).

4.1.3.4.1. Manual mode

For manual mode, it generally acts as software fan speed control.

4.1.3.4.2. Auto mode

In auto mode, F81804 provides automatic fan speed control related to temperature variation of CPU/GPU or the system. The F81804 can provide four temperature boundaries and five intervals, and each interval has its related fan speed count. All these values should be set by BIOS first. Take FAN1 for example, the 4 temperature boundaries could be set from register 0xA6 to 0xA9 and the five intervals for fan speed control could be set from register 0xAA to 0xAE. And the hysteresis setting (0 ~ 15°C) could also be found in register 0x98.

The Manual Mode and Auto Mode could be selected by register 0x96h.

There are two kinds of auto mode: stage auto mode and linear auto mode. The “FAN1_INTERPOLATION_EN” in register 0xAFh is used for linear auto mode enable. The following examples explain the differences for stage auto mode and linear auto mode.

Fan Speed Auto Control Mode

In this mode, the fan keeps in a same speed for each temperature interval. And there are two types of fan speed setting: PWM Duty and RPM %.

- **Stage auto mode**

- ◆ **Stage auto mode - PWM Duty**

Set the temperature limits as 70°C, 60°C, 50°C, 40°C and the duty as 100%, 90%, 80%, 70%, 60%

Figure 4-8 Stage mode fan control illustration 1




- i. Once the temperature is under 40°C, the lowest fan speed keeps in the 60% PWM duty.
- ii. Once the temperature is over 40°C, 50°C and 60°C, the fan speed will vary from 70%, 80% to 90% PWM duty and increasing with the temperature level.
- iii. For the temperature higher than 70°C, the fan speed keeps in 100% PWM duty.
- iv. If set the hysteresis is 3°C (default 4°C), once the temperature becomes lower than 67°C, the fan speed would reduce to 90% PWM duty.

F81804
■ **Stage auto mode - RPM%**

Set the temperature as 70°C, 60°C, 50°C, 40°C and the corresponding fan speed is 6,000 rpm, 5,400 rpm, 4,800 rpm, 4,200 rpm, and 3,600 rpm (assume the Max Fan Speed is 6,000 rpm).

Figure 4-9 Stage mode fan control illustration 2



- Once the temperature is lower than 40°C, the lowest fan speed keeps in 3,600 rpm (60% of full speed).
- Once the temperature is higher than 40°C, 50°C and 60°C, the fan speed will vary from 4,200 rpm to 5,400 rpm and increasing with the temperature level.
- For the temperature higher than 70°C, the fan speed keeps in the full speed 6,000 rpm.
- If the hysteresis is set as 3°C (default 4°C), once temperature gets lower than 67°C, the fan speed would reduce to 5,400 rpm.


- **Linear auto mode**

F81804 also support linear auto mode. The fan speed would increase or decrease linearly with the temperature. There are also PWM Duty and RPM% modes for it.

- **Linear auto mode - PWM Duty**

Set the temperature as 70°C, 60°C, 50°C and 40°C and the duty is 100%, 80%, 70%, 60% and 50%.

Figure 4-10 Linear mode fan control illustration-3




- Once the temperature is lower than 40°C, the lowest fan speed keeps in the 50% PWM duty
- Once the temperature becomes higher than 40°C, 50°C and 60°C, the fan speed will vary from 50% to 80% PWM duty linearly with the temperature variation. The temp.-fan speed monitoring flash interval is 1sec.
- Once the temperature goes over 70°C, the fan speed will directly increase to 100% PWM duty (full speed).
- If set the hysteresis is 5°C (default is 4°C), once the temperature becomes lower than 65°C (instead of 70°C), the fan speed will reduce from 100% PWM duty and decrease linearly with the temperature.

F81804

- **Linear auto mode - RPM%**

Set the temperature as 70°C, 60°C, 50°C, 40°C and the corresponding fan speed is 6,000 rpm, 4,800 rpm, 4,200 rpm, 3,600 rpm and 3,000 rpm (assume the Max Fan Speed is 6,000 rpm).

Figure 4-11 Linear mode fan control illustration 4




- Once the temperature is lower than 40°C, the lowest fan speed keeps in 3,000 rpm (50% of full speed).
- Once the temperature is over 40°C, 50°C and 60°C, the fan speed will vary from 3,000 to 4,800 rpm almost linearly with the temperature variation because the temp.-fan speed monitoring flash interval is 1sec.
- Once the temperature goes over 70°C, the fan speed will directly increase to full speed 6,000 rpm.
- If the hysteresis is 5°C (default is 4°C), once the temperature becomes lower than 65°C (instead of 70°C), the fan speed will reduce from full speed and decrease linearly with the temperature.

4.1.3.5. PWMOUT Duty-cycle operating process

In both "Manual RPM" and "Temperature RPM" modes, the F81804 adjust PWMOUT duty-cycle according to current fan count and expected fan count. It will operate as follows:

1. When expected count is 0xFFFF, PWMOUT duty-cycle will be set to 0x00 to turn off fan.
2. When expected count is 0x000, PWMOUT duty-cycle will be set to 0xFF to turn on fan with full speed.
3. If both (1) and (2) are not true,

When PWMOUT duty-cycle decrease to MIN_DUTY ($\neq 00h$), obviously the duty-cycle will decrease to 00h next, the F81866A will keep duty-cycle at 00h for 1.6 seconds. After that, the F81804 starts to compare current fan count and expected count in order to increase or decrease its duty-cycle. This ensures that if there is any glitch during the period, the F81804 will ignore it.




F81804

4.1.3.6. Fan Speed Control with Multi-temperature

F81804 supports Multi-temperature for one fan control. This function works with linear auto mode can extend two linear slopes for one Fan control. As the graph below, this machine can support more silence fan control in low temperature environment and faster fan speed in high temperature segment. More detail setting please refers to the registers.

Figure 4-12 Support 2 Linear Application with Multi-Temperature Setting




In the Figure below, TFan1 is the scaled temperature for fan1. T1 is the real temperature for the fan1 sensor. Ta is another temperature data which can be used for linearly scale up or scale down the fan1 speed curve. Tb would be the point which starts the temperature scaling. The slope for the temperature curve over and under Tb would be C_{up} and C_{dn}.

F81804

$$TFan1 = T1 + (Ta - Tb) * Ctup$$

$$TFan1 = T1 + (Ta - Tb) * Ctdn$$


1. **Ctup, Ctdn** Can be Programmed to 1, $\frac{1}{2}$, $\frac{1}{4}$, 0
2. **Ta** Can be Selected to the Same Temp. Source (Ex:T1)



In application, we can set the Ta as the 2nd sensor temperature and Tb as the temperature which starts the scaling. So if the 2nd sensor temperature Ta is higher or lower than Tb, the fan1 speed would be changed with it.

Figure 4-13 Example for the Multi-temperature

EX: Ta = T1, Tb = 60, Ctup = 1, Ctdn = 1/4




4.1.3.7. FAN_FAULT# (Internal Signal)

FAN_FAULT# will be asserted (Set in FAN Interrupt Status 91h [2:0], FAN Real Time Status 92h[2:0]. Related registers please refer to FAN PME# Enable 90h[2:0], FAN BEEP# Enable 93h[2:0]) when the fan speed doesn't meet the expected fan speed within a programmable period (default is 10 seconds, set in 9Fh[3:0]) or when fan stops with respect to PWM duty-cycle which should be able to turn on the fan. There are two conditions may cause the FAN_FAULT# event.

- (1). When PWM_Duty reaches 0xFF, the fan speed count can't reach the fan expected count in time.

Figure 4-14 FAN_FAULT# event



- (2). After the period of detecting fan full speed, $PWM_Duty > Min. Duty$, fan count is still in 0xFFFF.

4.2 Keyboard Controller

The KBC circuit provides the functions included a keyboard and/or a PS/2 mouse and can be used with IBM-compatible personal computers or PS/2-based systems. The controller receives serial data from the keyboard or PS/2 mouse, checks the parity of the data, and presents the data to the system as a byte of data in its output buffer. The controller will assert an interrupt to the system when data are placed in its output buffer.

4.2.1 Output Buffer

The output buffer is an 8-bit read-only register at I/O address 60h. The keyboard controller uses the output buffer to send the code received from the keyboard and data bytes required by commands to the system.

4.2.2 Input Buffer

The input buffer is an 8-bit write-only register at I/O address 60h or 64h. Writing to address 60h sets a flag to indicate a data write, writing to address 64h sets a flag to indicate a command write. Data written to I/O address 60h is sent to keyboard through the controller's input buffer only if the input buffer full bit in the status register is "0".

4.2.3 Status Register

The status register is an 8-bit read-only register at I/O address 64h that holds information about the status of the keyboard controller and interface. It may be read at any time.

BIT	BIT FUNCTION	DESCRIPTION
0	Output Buffer Full	0: Output buffer empty 1: Output buffer full
1	Input Buffer Full	0: Input buffer empty 1: Input buffer full
2	System Flag	This bit may be set to 0 or 1 by writing to the system flag bit in the command byte of the keyboard controller (KCCB). It defaults to 0 after a power-on reset.
3	Command/Data	0: Data byte 1: Command byte
4	Inhibit Switch	0: Keyboard is inhibited 1: Keyboard is not inhibited
5	Mouse Output Buffer	0: Mouse output buffer empty 1: Mouse output buffer full

F81804

6	General Purpose Time-out	0: No time-out error 1: Time-out error
7	Parity Error	0: Odd parity 1: Even parity (error)

4.2.4 Commands

COMMAND	FUNCTION																		
20h	Read Command Byte																		
60h	<p>Write Command Byte</p> <table border="1"> <thead> <tr> <th>BIT</th><th>DESCRIPTION</th></tr> </thead> <tbody> <tr> <td>0</td><td>Enable Keyboard Interrupt</td></tr> <tr> <td>1</td><td>Enable Mouse Interrupt</td></tr> <tr> <td>2</td><td>System flag</td></tr> <tr> <td>3</td><td>Reserve</td></tr> <tr> <td>4</td><td>Disable Keyboard Interface</td></tr> <tr> <td>5</td><td>Disable Mouse interface</td></tr> <tr> <td>6</td><td>IBM keyboard Translate Mode</td></tr> <tr> <td>7</td><td>Reserve</td></tr> </tbody> </table>	BIT	DESCRIPTION	0	Enable Keyboard Interrupt	1	Enable Mouse Interrupt	2	System flag	3	Reserve	4	Disable Keyboard Interface	5	Disable Mouse interface	6	IBM keyboard Translate Mode	7	Reserve
BIT	DESCRIPTION																		
0	Enable Keyboard Interrupt																		
1	Enable Mouse Interrupt																		
2	System flag																		
3	Reserve																		
4	Disable Keyboard Interface																		
5	Disable Mouse interface																		
6	IBM keyboard Translate Mode																		
7	Reserve																		
A7h	Disable Auxiliary Device Interface																		
A8h	Enable Auxiliary Device Interface																		
A9h	<p>Auxiliary Interface Test</p> <p>8'h00: indicate Auxiliary interface is ok. 8'h01: indicate Auxiliary clock is low. 8'h02: indicate Auxiliary clock is high 8'h03: indicate Auxiliary data is low 8'h04: indicate Auxiliary data is high</p>																		
AAh	<p>Self-test</p> <p>Return 55h if self-test succeeds</p>																		

F81804

ABh	keyboard Interface Test 8'h00: indicate keyboard interface is ok. 8'h01: indicate keyboard clock is low. 8'h02: indicate keyboard clock is high 8'h03: indicate keyboard data is low 8'h04: indicate keyboard data is high
ADh	Disable Keyboard Interface
AEh	Enable Keyboard Interface
C0h	Read Input Port(P1) and send data to the system
C1h	Continuously puts the lower four bits of Port1 into STATUS register
C2h	Continuously puts the upper four bits of Port1 into STATUS register
C8h	Enable Keyboard/Mouse swap.
C9h	Disable Keyboard/Mouse swap.
CAh	Read the data written by CBh command.
CBh	Written a scratch data. This byte could be read by CAh command.
D0h	Send Port2 value to the system
D1h	Only set/reset GateA20 line based on the system data bit 1
D2h	Send data back to the system as if it came from Keyboard
D3h	Send data back to the system as if it came from Mouse
D4h	Output next received byte of data from system to Mouse
FEh	Low pulse on KBRST# about 6μS

KBC Command Description

4.2.5 PS/2 wakeup function

The KBC supports keyboard and mouse wakeup function. KBC will assert PME or PWSOUT# signal. Those wakeup conditions are controlled by the configuration register.

4.3 General-Purpose Input / Output (GPIO) Ports

F81804 has 30 pins GPIO in total. All GPIO supports digit IO for Input/ Output control, Output data control, input status and High/Low Level/Pulse, Open Drain/Push Pull function selection. The GPIO0x and GPIO1x support interrupt status. The GPIO0x, GPIO1x, GPIO5x have different SIRQ channels. Please see follows section for GPIO access methods and status:

4.3.1 GPIO Access Method

There are nine sets of GPIO which can be accessed by three ways as below:

1. Configuration register port: Use 0x4E/0x4F (or 0x2E/0x2F) port with logic device number 0x06. Please refer to configuration register for detail.
2. Index/Data port: The index port is base address + 0 and data port is base address + 1. To access the GPIO register, user should first write index to index port and then read/write from/to data port. The index for each register is same as the definition in configuration register.
3. Digital I/O: This way could access GPIO data register only. It is used for quickly control the GPIO pins. The register for each address is as below table:

GPIO Digital I/O Registers									
Offset	Register Name	Default Value							
		MSB	LSB						
0h	Index Port	1	1	1	1	1	1	1	1
1h	Data Port	-	-	-	-	-	-	-	-
3h	GPIO7 Data Port	-	-	-	-	-	-	-	-
4h	GPIO6 Data Port	-	-	-	-	-	-	-	-
5h	GPIO5 Data Port	-	-	-	-	-	-	-	-
6h	GPIO0 Data Port	-	-	-	-	-	-	-	-
7h	GPIO1 Data Port	-	-	-	-	-	-	-	-
8h*	GPIO2 Data Port	-	-	-	-	-	-	-	-
Bh*	GPIO9 Data Port	-	-	-	-	-	-	-	-
E-Fh*	Reserved	-	-	-	-	-	-	-	-

*Available when GPIO_DEC_RANGE is set “1” (Configuration register index 0x27, bit 5)

F81804
Index Port — Base+0

Bit	Name	R/W	Reset	Default	Description
7-0	Index Port	R/W	LRSET#	FF	GPIO Index Port

Data Port — Base+1

Bit	Name	R/W	Reset	Default	Description
7-0	Data Port	R/W	LRSET#	-	GPIO Data Port

GPIO7 Data Port — Base+3

Bit	Name	R/W	Reset	Default	Description
7-0	GPIO7 Data Port	R/W	LRESET#	-	<p>GPIO7 Data Control</p> <p>Write data to this byte will change the value of GPIO70_DATA ~ GPIO77_DATA in configuration register as writing data to index 0x81.</p> <p>Read data from this byte will read the pin status of GPIO70_ST ~ GPIO77_ST as the value in index 0x82</p>

GPIO6 Data Port — Base+4

Bit	Name	R/W	Reset	Default	Description
7-0	GPIO6 Data Port	R/W	LRESET#	-	<p>GPIO6 Data Control</p> <p>Write data to this byte will change the value of GPIO60_DATA ~ GPIO67_DATA in configuration register as writing data to index 0x91.</p> <p>Read data from this byte will read the pin status of GPIO60_ST ~ GPIO67_ST as the value in index 0x92</p>

GPIO5 Data Port — Base+5

Bit	Name	R/W	Reset	Default	Description
7-0	GPIO5 Data Port	R/W	LRESET#	-	<p>GPIO5 Data Control</p> <p>Write data to this byte will change the value of GPIO50_DATA ~ GPIO57_DATA in configuration register as writing data to index 0xA1.</p> <p>Read data from this byte will read the pin status of GPIO50_ST ~ GPIO57_ST as the value in index 0xA2</p>

F81804
GPIO0 Data Port — Base+6

Bit	Name	R/W	Reset	Default	Description
7-0	GPIO0 Data Port	R/W	5VSB	-	<p>GPIO0 Data Control</p> <p>Write data to this byte will change the value of GPIO00_DATA ~ GPIO07_DATA in configuration register as writing data to index 0xF1.</p> <p>Read data from this byte will read the pin status of GPIO00_ST ~ GPIO07_ST as the value in index 0xF2</p>

GPIO1 Data Port — Base+7

Bit	Name	R/W	Reset	Default	Description
7-0	GPIO1 Data Port	R/W	5VSB	-	<p>GPIO1 Data Control</p> <p>Write data to this byte will change the value of GPIO10_DATA ~ GPIO17_DATA in configuration register as writing data to index 0xE1.</p> <p>Read data from this byte will read the pin status of GPIO10_ST ~ GPIO17_ST as the value in index 0xE2</p>

***GPIO2 Data Port — Base+3**

Bit	Name	R/W	Reset	Default	Description
7-0	GPIO2 Data Port	R/W	5VSB	-	<p>GPIO2 Data Control, this byte is available when GPIO_DEC_RANGE is set.</p> <p>Write data to this byte will change the value of GPIO20_DATA ~ GPIO27_DATA in configuration register as writing data to index 0xD1.</p> <p>Read data from this byte will read the pin status of GPIO20_ST ~ GPIO27_ST as the value in index 0xD2</p>

***GPIO9 Data Port — Base+B**

Bit	Name	R/W	Reset	Default	Description
7-0	GPIO9 Data Port	R/W	LRESET#	-	<p>GPIO9 Data Control, this byte is available when GPIO_DEC_RANGE is set.</p> <p>Write data to this byte will change the value of GPIO90_VAL ~ GPIO97_VAL in configuration register as writing data to index 0x99.</p> <p>Read data from this byte will read the pin status of GPIO90_IN ~ GPIO97_IN as the value in index 0x9A.</p>

F81804

4.3.2 GPIO status

- Z means high impedance.
- If the external circuit is pull high then the pin status is "H"; else if the external circuit is pull low then the pin status is "L".
- User define means by programming the configure register.

4.3.2.1. GPIO0x

Pin	Name	PIN STATUS				Register Power Well	Register Reset Signal	Pin Power Well
		G3 → S5	S0	S3	S5			
19	GPIO00	L	User define	User define	User define	I_VSB3V	I_VSB3V	I_VSB3V
20	GPIO04	Z	User define	User define	User define	I_VSB3V	I_VSB3V	I_VSB3V

4.3.2.2. GPIO1x

Pin	Name	PIN STATUS				Register Power Well	Register Reset Signal	Pin Power Well
		G3 → S5	S0	S3	S5			
26	GPIO12	Z	user define	user define	user define	I_VSB3V	I_VSB3V	I_VSB3V
28	GPIO14	Z	user define	user define	user define	I_VSB3V	I_VSB3V	I_VSB3V
29	GPIO15	Z	user define	user define	user define	I_VSB3V	I_VSB3V	I_VSB3V
30	GPIO16	Z	user define	user define	user define	I_VSB3V	I_VSB3V	I_VSB3V
31	GPIO17	Z	user define	user define	user define	I_VSB3V	I_VSB3V	I_VSB3V

F81804

4.3.2.3. GPIO2x

Pin	Name	PIN STATUS				Register Power Well	Register Reset Signal	Pin Power Well
		G3 → S5	S0	S3	S5			
33	GPIO22	Z	user define	user define	user define	VBAT	VBAT	I_VSB3V
34	GPIO23	Z	user define	user define	user define	VBAT	VBAT	I_VSB3V
35	GPIO24	Z	user define	user define	user define	VBAT	VBAT	I_VSB3V
36	GPIO25	Z	user define	user define	user define	VBAT	VBAT	I_VSB3V
37	GPIO26	L	user define	user define	user define	VBAT	VBAT	I_VSB3V
38	GPIO27	L	user define	user define	user define	VBAT	VBAT	I_VSB3V

After first power on, user could define the G3→S5 state

4.3.2.4. GPIO5x

Pin	Name	PIN STATUS				Register Power Well	Register Reset Signal	Pin Power Well
		G3 → S5	S0	S3	S5			
63	GPIO50	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC
64	GPIO51	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC
1	GPIO52	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC
2	GPIO53	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC
3	GPIO54	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC
4	GPIO55	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC
5	GPIO56	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC
6	GPIO57	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC

F81804

4.3.2.5. GPIO6x

Pin	Name	PIN STATUS				Register Power Well	Register Reset Signal	Pin Power Well
		G3→S5	S0	S3	S5			
41	GPIO66	Z	user define	Z	Z	I_VSB3V	3VCC	VBAT
42	GPIO67	Z	user define	Z	Z	I_VSB3V	3VCC	VBAT

* GPIO66 and GPIO67 have no push pull function.

4.3.2.6. GPIO7x

Pin	Name	PIN STATUS				Register Power Well	Register Reset Signal	Pin Power Well
		G3 → S5	S0	S3	S5			
53	GPIO70	Z	user define	Z	Z	I_VSB3V	3VCC	3VCC

4.3.2.7. GPIO9x

Pin	Name	PIN STATUS				Register Power Well	Register Reset Signal	Pin Power Well
		G3 → S5	S0	S3	S5			
17	GPIO91	Z	User define	Z	Z	I_VSB3V	3VCC	I_VSB3V
18	GPIO92	Z	User define	Z	Z	I_VSB3V	3VCC	I_VSB3V
22	GPIO93	Z	User define	Z	Z	I_VSB3V	3VCC	I_VSB3V
23	GPIO94	Z	User define	Z	Z	I_VSB3V	3VCC	I_VSB3V
50	GPIO95	Z	User define	Z	Z	I_VSB3V	3VCC	3VCC
52	GPIO97	Z	User define	Z	Z	I_VSB3V	3VCC	3VCC

4.4 Watchdog Timer Function

Watch dog timer is provided for system controlling. If time-out can trigger one signal to high/low level/pulse, the signal depends on register setting. The time unit has two ways from 1sec or 60sec. In pulse mode, there are four pulse widths can be selected (1ms/25ms/125ms/5sec). Others, please refer the device register description as below.

Base Address Setting

4.4.1 Watchdog Timer Configuration Register 1 — base address + 05h

Bit	Name	R/W	Reset	Default	Description				
7	Reserved	--	--	--	Reserved.				
6	WDTMOUT_STS	R/W	5VSB	0	If watchdog timeout event occurred, this bit will be set to 1. Write a 1 to this bit will clear it to 0.				
5	WD_EN	R/W	5VSB	0	If this bit is set to 1, the counting of watchdog time is enabled.				
4	WD_PULSE	R/W	5VSB	0	Select output mode (0: level, 1: pulse) of WDTRST# by setting this bit.				
3	WD_UNIT	R/W	5VSB	0	Select time unit (0: 1sec, 1: 60 sec) of watchdog timer by setting this bit.				
2	WD_HACTIVE	R/W	5VSB	0	Select output polarity of WDTRST# (1: high active, 0: low active) by setting this bit.				
1-0	WD_PSWIDTH	R/W	5VSB	00b	Select output pulse width of WDTRST# <table style="margin-left: 20px;"> <tr> <td>0: 1 ms</td> <td>1: 25 ms</td> </tr> <tr> <td>2: 125 ms</td> <td>3: 5 sec</td> </tr> </table>	0: 1 ms	1: 25 ms	2: 125 ms	3: 5 sec
0: 1 ms	1: 25 ms								
2: 125 ms	3: 5 sec								

4.4.2 Watchdog Timer Configuration Register 2 — base address + 06h

Bit	Name	R/W	Reset	Default	Description
7-0	WD_TIME	R/W	5VSB	0h	Time of watchdog timer

F81804
4.4.3 Watchdog PME Control Register — base address + 0Ah

Bit	Name	R/W	Reset	Default	Description
7	WDT_PME	R	5VSB	--	The PME Status. This bit will set when WDT_PME_EN is set and the watchdog timer is 1 unit before time out (or time out).
6	WDT_PME_EN	R/W	5VSB	0	0: Disable Watchdog PME. 1: enable Watchdog PME.
5	Reserved	--	--	--	Reserved.
4	WDT_CLK_SEL	R/W	5VSB	1	WDT clock source select 0: Internal clock. (No CLKIN is needed) 1: External clock derived by CLKIN. (more accurate)
3-1	Reserved	--	--	--	Reserved.
0	WDOUT_EN	R/W	5VSB	0	0: disable Watchdog time out output via WDTRST#. 1: enable Watchdog time out output via WDTRST#.

4.5 ACPI Function

The Advanced Configuration and Power Interface (ACPI) is a system for controlling the use of power in a computer. It lets computer manufacturer and user to determine the computer's power usage dynamically.

There are three ACPI states that are of primary concern to the system designer and they are designated S0, S3 and S5. S0 is a full-power state; the computer is being actively used in this state. The other two are called sleep states and reflect different power consumption when power-down. S3 is a state that the processor is powered down, but the last procedural state is being stored in memory which is still active. S5 is a state that memory is off, and the last procedural state of the processor has been stored to the hard disk. Take S3 and S5 as comparison, since memory is fast, the computer can quickly come back to the full-power state, the disk is slower than the memory and the computer takes longer time to come back to the full-power state. However, since the memory is off, S5 draws the minimal power comparing to S0 and S3.

ACPI includes three sub items as below:

1. Power Control (Include wake up via sleep state, wake up stage detection, AC loss & resume control methods)
2. Intel Power Saving Function (Deep Sleep Well, DSW: see next section for the detail)
3. EUP Power Saving Function (EUP/ERP Command Lot 6.0: see next section for the detail)

Where item 2 & 3 could be coexisted via ERP_CTRL0# (follow SLP_SUS#)

Before entering the main section, let's check out the related hardware control signal first.

Control Signal	Power On/Off Control (AC Resume)	Power Management Event	Wake up	Intel DSW Hand Shaking	EUP/ERP Control
RSMRST#	◇				
S3#	◇				
S5#	◇				
PWSIN#	◇				
PWSOUT#	◇		★★		
PS_ON#	◇				
PWROK	◇				

F81804

PS/2 KB/MS			☆★		
RI1#			☆★		
GPIO0x/GPIO1x			☆★		
SLP_SUS#				◇	
ERP_CTRL0#				◇	◇

◇: Supported

★: Wake up via ERP

☆: Wake up via System

4.5.1. Power Control

4.5.1.1. Wake Up Via Sleep State

When the system is at the normal sleep state (S3, S4, S5) or deep sleep (G3') state, F81804 could wake up via PWSOUT# & PME#. See below table for the related registers:

◇: Supported

Wake up by PME#	Index 0x2D		CR0A Index 0xE0, 0xE8	CR0A Index 0xF0~0xF3
Normal Sleep State	◇			◇
EUP/ERP	◇		◇	
Wake up by PWSOUT#	Index 0x2D	CR 0A Index 0x30	CR0A Index 0xE0, 0xE8	CR0A Index 0xF4
Normal Sleep State	◇	◇		◇
EUP/ERP	◇	◇	◇	

F81804

4.5.1.2. Wake Up Stage Detection

F81804 is counted on the chipset SLP_S3#, SLP_S4#/SLP_S5# state to decide the wake-up stage as below:

ACPI Stage	SLP_S3#	SLP_S4# /SLP_S5#
S0	H	H
S3	L	H
S5	L	L

H: High; L: Low

Power saving mode would be activated via CR0A index E0 bit 7.

4.5.1.3. PWROK Signals



PWROK is delayed 400ms (default) as VCC arrives 2.8V, and the delay timing can be programmed via register (100ms ~ 400ms). F81804 doesn't support ATXPWGD, the signal is internally tied to 3VCC.

F81804

4.5.1.4. Intel Power Saving Function Deep Sleep Well (DSW)


There are 4 pins for DSW control: SUS_WARN#, SUS_ACK#, SLP_SUS# and DPWROK.

For entering the Intel Deep Sleep Well (DSW) state, the PCH will assert SUS_WARN# (low level) and turn off 5VDUAL. After the level of 5VDUAL is lower than 1.05V, SUS_ACK# is asserted to inform PCH it is ready for entering DSW. Finally, PCH will ramp down the internal VccSUS and assert SLP_SUS# to F81804. F81804 will turn off the 5VSB and 3VSB by ERP_CTRL0# and enter the DSW state. F81804 doesn't support SUS_WARN# and SUS_ACK#, system designer should follow the chipset's specification to generate the SUS_ACK# according to SUS_WARN#.

To exit DSW state, PCH will de-assert SLP_SUS#, turn on the SUS rail FETs and ramp up internal 1.05V VccSUS. After the SUS rails voltages are up, RSMRST# will be de-asserted and the PCH will release SUS_WARN# so that the 5VDUAL will ramp up.

Because the DSW function is controlled by the F81804 instead of controlled by the PCH directly, there will be more wakeup events such as LAN, KB/Mouse, GPIO0x, GPIO1x, SIO RI# wake up rather than the 3 wakeup events (RTC, Power Button and GPIO27) for Intel DSW.

The block diagram below shows how the connection and control method for F81804 and PCH.



F81804

The register for setting this mode is at CR0A, index 0xEC [7:6]. When choose Intel DSW mode, ERP_CTRL0#, would follow SLP_SUS#. When choose Intel DSW + Fintek G3' mode, ERP_CTRL0# would follows SLP_SUS#, will enter Fintek ERP mode after entering DSW mode for 6.4s (default, the time is programmable).

In sum, there are three blocks in this mode (Please refer to the application circuit for the HW schematic):

a. DSW Control Block:

a-1 SLP_SUS#: SIO input pin from PCH SLP_SUS#.

a-3 DPWROK: SIO output pin to PCH DPWROK.

b. ERP Control Block:

ERP_CTRL0#: Support “PCH DSW” control mode which is a low active signal to turn on/off 3VSB/5VSB power source by P MOSFET.

c. Wake Up Event Block via:

Power Button	External LAN	PCH Internal LAN	PS2 KB/Mouse	SIO RI#	RTC	GPIO0x/1x
V	V	X	V	V	X	V

Note:

By pressing/triggering any of the above pin, the system could wake up from the sleep (S4/S5) DSW and G3' mode.

V: Supported.

X: Does not supported.

F81804

4.5.1.5. Power Saving Controller (Fintek ERP Mode)

ERP_CTRL0#, which controls the standby power rail on/off to fulfill the purpose which decreases the power consumption when the system is in the sleep state or the soft-off state. This pin is connected to the external PMOSs and the default is high in the sleep state in order to cut off all the standby power rails to save the power consumption. If the system needs to support wake-up function, this pin can be programmable to set power rail to turn on. The programmable register is powered by the battery. So, the setting is kept even the AC power is lost when the register is set. At the power saving state (FINTEK calls it G3' state), the F81804 consumes 5VSB power rail only to realize a low power consumption system.

The register for setting this mode is at CR0A, index 0xEC [7:6]. When choose Fintek G3' mode, ERP_CTRL0# will enter S5. After entering S5 for 6.4s (default, the time is programmable), this pin would send high level signal and to cut off all the power sources except ATX_5VSB (power consumption is about 15mW). In order to avoid the inrush current from ATX_5VSB, F81804 also provide the soft start circuits at this pin. See the related register for the soft start circuit (CR0A, index 0xEC [4]).

In sum, there are two blocks in this mode (Please refer to the application circuit for the HW schematic):

a. EUP Control Block:

ERP_CTRL0# is low active signals to turn on/off 5VSB power source by P MOSFET.

b. Wake Up Event Block via:

Power Button	External LAN	PCH Internal LAN	PS2 KB/Mouse	SIO RI#	RTC	GPIO0 x/1x
V	V	X	V	V	X	V

Note:


By pressing/triggering any of the above pin, the system could wake up from the sleep (S4/S5) DSW and G3' mode.

V: Supported.


X: Does not supported.

4.5.1.6. Fintek G3' (ERP) Timing

PWSIN# Gating 3VSB OFF



Boot From 3VSB OFF By EVENT_IN#




* EVENT_IN# means wake up via GPIO 0x, GPIO 1x, RI#...

F81804

4.5.2.ACPI Timing

See below for the related ACPI timing:


4.5.2.1. G3 To S0




T = typical ~10ms


F81804


4.5.2.2. G3 To S0 (only DSW)



T = typical ~10ms

F81804
4.5.2.3. G3 To S0 (DSW & ERP, AC Resume Green Bold Line)


F81804
4.5.2.4. DSW To S0


F81804
4.5.2.5. S0 to DSW


F81804
4.5.2.6. S0 to G3'


- RSMRST# signal: Powered by VBAT sink low.
- DPWROK/PWOK signal: Powered by VBAT sink low.
- 3VSB 2.8V/2.5V and gate SLP_SUS#/DPWROK for Intel mode


F81804

4.5.3.AC Loss & Resume Control Methods

There are 4 modes under power loss state via setting ACPI control register. The always on, always off, keep last state & bypass mode. In keep last state mode, one register will latch the status before power loss. If it is power on before power loss, it will automatically power on when power is resumed. If it is power off before power loss, it will remain power off when power is resumed. See below for the detail

1 Always on (S0)


When AC resume, the system will power on automatically (send a PWSOUT# low pulse and then sinking the PS_ON# low when S3# is de-asserted). See below for the timing:



F81804

2 Always off (S5)


When AC resume, the system is in off state and waiting for the power button (PWSN#) or wakeup events. See below for the timing:



F81804

3 Bypass (follow the chipset after G3 stage)

When AC resume, inverting the S3 signal to PS_ON#. See below for the timing:



F81804

4 Keep last state old mode

LDN0A F4[6] = 0 (keep last state old mode)

Under any of two conditions hold, sampling PSON#:

- A. Next time for power on will not auto boot if the PSON# has been sample "High".(power loss while shot down)
- B. Next time for power on: (power loss while boot)
 - S3 state "High" → PSON# auto pull low to boot
 - S3 state "Low" → Auto send PSOUT# for system boot

Three Conditions:

1. PIN32 (5VA) < 4V
2. PIN54 (3VCC) < 2.5V

5 Keep last state new mode

LDN0A F4[6] = 1 (keep last state new mode):

For latching before 5VSB falling 1~2 second's 3VCC state, there are two 1Hz flip flop enable for latch and 3VCC is the first flip flop input. Reverse falling 5VSB is the second flip flop's enable signal.


Latch timing: Before 1~2 second's PIN32 (5VA) < 4V

Latch conditions: PIN54 (3VCC) < 2.5V → power loss after Normal OFF


PIN54 (3VCC) > 2.5V → power loss after abnormal OFF

New mode condition:

1. 3VCC falling shouldn't in the red section when normal OFF.



2. 3VCC falling shouldn't in the red section when abnormal OFF



4.5.4.Auto Reboot Function (Boot Fail)

While system has a boot fail due to mechanical issue, Fintek reboot function could do re-power cycle to make mechanical work. The boot fail function logic is described as below:

Normally, the power on sequence is 3VCC power good → PWROK asserted → LRESET# de-asserted. When any one of below conditions occurs, auto reboot function will be triggered and PS_ON# (pin 36) will be de-asserted and asserted again to reboot the system.


1. LRESET# (pin 7) is de-asserted (logic high) before PWROK (pin 37) is asserted (logic high).
2. LRESET# is not de-asserted after PWROK within 2 seconds.

System designer should design LRESET# to meet the required timing or the system will reboot repeatedly due to boot fail condition. Or setting BOOT_FAIL_PD_DIS to "1" to disable auto reboot function.


In eSPI platform, ESPI_RESET# (LRESET#) is de-asserted before 3VCC power good, this function will be automatically disabled no matter the setting of BOOT_FAIL_PD_DIS.

Below is the required timing for LRESET#:

LPC Platform LRESET timing for boot fail check



eSPI Platform LRESET timing for boot fail check



4.6 UART

The F81804 provide up to 2 UART ports and support IRQ sharing for system application. They are compatible with 16C550/16C650/16C750/16C850 and [16C950](#). The UARTs are used to convert data between parallel format and serial format. They convert parallel data into serial format on transmission and serial format into parallel data on receiver side. The serial format is formed by one start bit, followed by five to eight data bits, a parity bit if programmed and one (1.5 or 2) stop bits. The UARTs include complete modem control capability and an interrupt system that may be software trailed to the computing time required to handle the communication link. They have FIFO mode to reduce the number of interrupts presented to the host. Both receiver and transmitter have a 128-byte FIFO. The UART control register control & define the asynchronous protocol data communications including data length, stop bit, parity & baud rate selection. The below content is about the UARTs device register descriptions. All the registers are for software porting reference.

4.6.1 UART Device Register

Receiver Buffer Register — Base + 0

Bit	Name	R/W	Reset	Default	Description
7-0	RBR	R	LRESET#	00h	The data received. Read only when LCR [7] is 0

Transmitter Holding Register — Base + 0

Bit	Name	R/W	Reset	Default	Description
7-0	THR	W	LRESET#	00h	Data to be transmitted. Write only when LCR [7] is 0

Divisor Latch (LSB) — Base + 0

Bit	Name	R/W	Reset	Default	Description
7-0	DLL	R/W	LRESET#	01h	Baud generator divisor low byte. Access only when LCR [7] is 1.

Divisor Latch (MSB) — Base + 1

Bit	Name	R/W	Reset	Default	Description
7-0	DLM	R/W	LRESET#	00h	Baud generator divisor high byte. Access only when LCR [7] is 1.

F81804
Interrupt Enable Register (IER) — Base + 1

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	-	-	-	Reserved.
4	SM2	R/WC	LRESET#	0	This bit is used only in 9-bit mode and always returns "0" when 9-bit mode is disabled. 0: The receiver could receive data byte. 1: The receiver could only receive address byte and issue an interrupt when the address is received.
3	EDSSI	R/W	LRESET#	0	Enable Modem Status Interrupt. Access only when LCR [7] is 0.
2	ELSI	R/W	LRESET#	0	Enable Line Status Error Interrupt. Access only when LCR [7] is 0.
1	ETBFI	R/W	LRESET#	0	Enable Transmitter Holding Register Empty Interrupt. Access only when LCR [7] is 0.
0	ERBFI	R/W	LRESET#	0	Enable Received Data Available Interrupt. Access only when LCR [7] is 0.

Interrupt Identification Register (IIR) — Base + 2

Bit	Name	R/W	Reset	Default	Description
7	FIFO_EN	R	LRESET#	0	0: FIFO is disabled 1: FIFO is enabled.
6	FIFO_EN	R	LRESET#	0	0: FIFO is disabled 1: FIFO is enabled.
5-4	Reserved	-	LRESET#	-	Reserved.
3-1	IRQ_ID	R	LRESET#	00	000: Interrupt is caused by Modem Status 001: Interrupt is caused by Transmitter Holding Register Empty 010: Interrupt is caused by Received Data Available. 110: Interrupt is caused by Character Timeout 011: Interrupt is caused by Line Status.
0	IRQ_PENDN	R	LRESET#	1	1: Interrupt is not pending. 0: Interrupt is pending.

FIFO Control Register — Base + 2

Bit	Name	R/W	Reset	Default	Description
7-6	RCV_TRIG	W	LRESET#	00	00: Receiver FIFO trigger level is 1. 01: Receiver FIFO trigger level is 4. 10: Receiver FIFO trigger level is 8. 11: Receiver FIFO trigger level is 14.
5-3	Reserved	-	LRESET#	-	Reserved.
2	CLRTX	R	LRESET#	0	Reset the transmitter FIFO.
1	CLRRX	R	LRESET#	0	Reset the receiver FIFO.
0	FIFO_EN	R	LRESET#	0	0: Disable FIFO. 1: Enable FIFO.

Line Control Register (LCR) — Base + 3

Bit	Name	R/W	Reset	Default	Description
7	DLAB	R/W	LRESET#	0	0: Divisor Latch can't be accessed. 1: Divisor Latch can be accessed via Base and Base+1.
6	SETBRK	R/W	LRESET#	0	0: Transmitter is in normal condition. 1: Transmit a break condition.
5	STKPAR	R/W	LRESET#	0	XX0: Parity Bit is disable
4	EPS	R/W	LRESET#	0	001: Parity Bit is odd. 011: Parity Bit is even
3	PEN	R/W	LRESET#	0	101: Parity Bit is logic 1 111: Parity Bit is logic 0
2	STB	R/W	LRESET#	0	0: Stop bit is one bit 1: When word length is 5 bit stop bit is 1.5 bit else stop bit is 2 bit
1-0	WLS	R/W	LRESET#	00	00: Word length is 5 bit 01: Word length is 6 bit 10: Word length is 7 bit 11: Word length is 8 bit

F81804
MODEM Control Register (MCR) — Base + 4

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	-	LRESET#	-	Reserved.
4	LOOP	R/W	LRESET#	0	0: UART in normal condition. 1: UART is internal loop back
3	OUT2	R/W	LRESET#	0	0: All interrupt is disabled. 1: Interrupt is enabled (disabled) by IER.
2	OUT1	R/W	LRESET#	0	Read from MSR[6] while in loop back mode
1	RTS	R/W	LRESET#	0	0: RTS# is forced to logic 1 1: RTS# is forced to logic 0
0	DTR	R/W	LRESET#	0	0: DTR# is forced to logic 1 1: DTR# is forced to logic 0

Line Status Register (LSR) — Base + 5

Bit	Name	R/W	Reset	Default	Description
7	RCR_ERR	R	LRESET#	0	0: No error in the FIFO when FIFO is enabled 1: Error in the FIFO when FIFO is enabled.
6	TEMPT	R	LRESET#	1	0: Transmitter is in transmitting. 1: Transmitter is empty.
5	THRE	R	LRESET#	1	0: Transmitter Holding Register is not empty. 1: Transmitter Holding Register is empty.
4	BI	R	LRESET#	0	0: No break condition detected. 1: A break condition is detected.
3	FE	R	LRESET#	0	0: Data received has no frame error. 1: Data received has frame error.
2	PE	R	LRESET#	0	0: Data received has no parity error. 1: Data received has parity error.
1	OE	R	LRESET#	0	0: No overrun condition occurred. 1: An overrun condition occurred.
0	DR	R	LRESET#	0	0: No data is ready for read. 1: Data is received.

F81804
MODEM Status Register (MSR) — Base + 6

Bit	Name	R/W	Reset	Default	Description
7	DCD	R	-	-	Complement of DCD# input. In loop back mode, this bit is equivalent to OUT2 in MCR.
6	RI	R	-	-	Complement of RI# input. In loop back mode , this bit is equivalent to OUT1 in MCR
5	DSR	R	-	-	Complement of DSR# input. In loop back mode , this bit is equivalent to DTR in MCR
4	CTS	R	-	-	Complement of CTS# input. In loop back mode , this bit is equivalent to RTS in MCR
3	DDCD	R	LRESET#	0	0: No state changed at DCD#. 1: State changed at DCD#.
2	TERI	R	LRESET#	0	0: No Trailing edge at RI#. 1: A low to high transition at RI#.
1	DDSR	R	LRESET#	1	0: No state changed at DSR#. 1: State changed at DSR#.
0	DCTS	R	LRESET#	1	0: No state changed at CTS#. 1: State changed at CTS#.

Scratch Register — Base + 7

Bit	Name	R/W	Reset	Default	Description
7-0	SCR	R/W	LRESET#	00h	Scratch register.

4.6.2 Programmable Baud Rate

The below table shows the use of baud generator with the different frequency 1.8461 MHZ, 18.461 MHZ, 14.769 MHZ, 24MHZ:

$$\text{BaudRate} = \frac{\text{COM_CLK}}{\text{Divisor} * 16}$$

BAUD RATE FROM DIFFERENT PRE-DIVIDER					
PRE-DIV: 13 1.8461 MHz	PRE-DIV: 1.625 14.769 MHz	PRE-DIV: 1.3 18.461 MHz	PRE-DIV: 1.0 24 MHz	DECIMAL DIVISOR USED TO GENERATE 16X CLOCK	ERROR PERCENTAGE
50	400	500	650	2308	0
75	600	7500	975	1538	0
110	880	1100	1430	1049	0
135	1080	1350	1755	855	0
150	1200	1500	1950	769	0
300	2400	3000	3900	385	0
600	4800	6000	7800	192	0
1200	9600	12000	15600	96	0
1800	14400	18000	23400	64	0.01%
2000	16000	20000	26000	58	0.01%
2400	19200	24000	31200	48	0.01%
3600	28800	36000	46800	32	0.01%
4800	38400	48000	62400	24	0.01%
7200	57600	72000	93600	16	0.01%
9600	76800	96000	124800	12	0.01%
19200	153600	192000	249600	6	0.01%
38400	307200	384000	499200	3	0.01%
57600	460800	576000	748800	2	0.01%
115200	921600	1152000	1497600	1	0.01%


Example 1 : $1.5 \text{ MHz} = \frac{24}{1 * 16}$

Example 2 : $0.576 \text{ MHz} = \frac{18.461}{2 * 16}$


4.7 CLKIN

The clock in is programmable with the internal register. Please check below figure for the detail flow:

Option A. CLKIN input 24M/48MHz or 10M~50MHz input ; PCI clock 10M~33 MHz input.



Option B. Without CLKIN for system clock(only for LPC interface), the system clock is programmable by the internal register. PCI clock 10M~33 MHz input.



5 Configuration Register

The configuration register is used to control the behavior of the corresponding devices. To configure the register, using the index port to select the index and then writing data port to alter the parameters. The default index port and data port are 0x4E and 0x4F respectively. Pull down the RTS1# pin to change the default value to 0x2E/0x2F. To enable configuration, the entry key 0x87 must be written to the index port. To disable configuration, write exit key 0xAA to the index port. Following is an example to enable configuration and disable configuration by using debug.

```
-o 4E 87
-o 4E 87      ( enable configuration )
-o 4E AA      ( disable configuration )
```

The Following is a register map (total devices) grouped in hexadecimal address order, which shows a summary of all registers and their default value. Please refer to each device chapter if you want more detail information.

5.1 Global Control Registers

“-“ Reserved or Tri-State

Global Control Registers									
Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
02	Software Reset Register	-	-	-	-	-	-	-	-
07	Logic Device Number Register (LDN)	0	0	0	0	0	0	0	0
20	Chip ID Register	0	0	0	1	0	1	0	1
21	Chip ID Register	0	0	0	0	0	0	1	0
23	Vendor ID Register	0	0	0	1	1	0	0	1
24	Vendor ID Register	0	0	1	1	0	1	0	0
25	I2C Address Register	-	-	-	-	-	-	-	0
26	Clock Select Register	0	0	1	0	0	0	1	1
27	Port Select Register	1/0	1/0	0	1/0	0	0	1	0
28	Multi-Function Select Register 1 (BANK_PROG_SEL = 0)	1	0	1	0	0	0	0	0
28	Multi-Function Select Register 2 (BANK_PROG_SEL = 1)	0	0	0	0	0	0	0	0
28	CLKIN Count High Byte Select Register (BANK_PROG_SEL = 2)	0	0	0	0	0	0	1	1

F81804

28	CLKIN Count Low Byte Select Register (BANK_PROG_SEL = 3)	0	1	0	1	1	0	1	1
29	Multi-Function Select Register 3 (CLK_TUNE_PROG_EN = 0)	0	0	0	0	0	0	0	0
29	ERP Clock Fine Tune High Byte Register (CLK_TUNE_PROG_EN = 1)	-	-	-	-	0	0	1	1
2A	GPIO1 Function Select Register 1 (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 0)	0	0	0	0	0	0	0	0
2A	GPIO1 Function Select Register 2 (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 1)	0	0	0	0	0	0	0	0
2A	GPIO1 Function Select Register 3 (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 2)	0	1	1	0	0	0	0	0
2A	GPIO1 Function Select Register 4 (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 3)	0	0	0	0	0	0	1	1
2A	ERP Clock Fine Tune Low Byte Register (CLK_TUNE_PROG_EN = 1)	1	1	1	0	0	1	1	1
2B	Multi-Function Select Register 4 (CLK_TUNE_PROG_EN = 0)	0	0	0	0	0	0	1	0
2B	Clock Control Register (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 1)	0	0	0	0	0	0	0	0
2B	TSI/MXM Pin Select Register (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 2)	0	0	0	0	0	0	0	0
2B	I2C Pin Select Register (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 3)	0	0	0	0	0	0	0	0
2B	ERP Clock Count High Byte With A Period Register (CLK_TUNE_PROG_EN = 1)	-	-	-	-	-	-	-	-
2C	Multi-Function Select Register 5 (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 0)	-	-	-	0	1	1	0	0
2C	Enable I2C Pin Register (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 1)	0	0	0	0	0	0	0	0
2C	Multi-Function Select Register 6 (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 2)	0	0	0	0	0	0	0	0

F81804

2C	Multi-Function Select Register 7 (CLK_TUNE_PROG_EN = 0; BANK_PROG_SEL = 3)	0	0	0	1	1	0	0	0
2C	ERP Clock Fine Tune Low Byte With A Period Register (CLK_TUNE_PROG_EN = 1)	0	0	0	0	0	0	0	0
2D	Wakeup Control Register	0	0	1	0	1	0	0	0

Software Reset Register — Index 02h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	SOFT_RST	W	-	-	Write 1 to reset the register and device powered by VDD (VCC).

Logic Device Number Register (LDN) — Index 07h

Bit	Name	R/W	Reset	Default	Description
7-0	LDN	R/W	LREST#	00h	03h: Reserved 04h: Select Hardware Monitor device configuration registers. 05h: Select KBC device configuration registers. 06h: Select GPIO device configuration registers. 07h: Select WDT device configuration registers. 0Ah: Select PME, ACPI and ERP device configuration registers. 0Eh: Select E2L device configuration registers. 0Fh: Select SPI device configuration registers. 10h: Select UART1 device configuration registers. 15h: Select UART2 device configuration registers. Otherwise: Reserved.

Chip ID Register — Index 20h

Bit	Name	R/W	Reset	Default	Description
7-0	CHIP_ID1	R	-	15h	Chip ID 1.

Chip ID Register — Index 21h

Bit	Name	R/W	Reset	Default	Description
7-0	CHIP_ID2	R	-	02h	Chip ID2.

F81804
Vendor ID Register — Index 23h

Bit	Name	R/W	Reset	Default	Description
7-0	VENDOR_ID1	R	-	19h	Vendor ID 1.

Vendor ID Register — Index 24h

Bit	Name	R/W	Reset	Default	Description
7-0	VENDOR_ID2	R	-	34h	Vendor ID 2.

I2C Address Select Register — Index 25h

Bit	Name	R/W	Reset	Default	Description
7-1	I2C_ADDR	R/W	5VSB	2E	I2C Slave Address.
0	EN_ARA_MODE	R/W	5VSB	0	0: Disable ARA mode. 1: Enable ARA mode.

Clock Select Register — Index 26h

Bit	Name	R/W	Reset	Default	Description
7-6	CLK_SEL	R/W	5VSB	00	The clock source of CLKIN. 00: CLKIN is 48MHz 10: CLKIN is 24MHz X1: CLKIN is programmable.
5-3	Reserved	R/W	5VSB	100	Reserved
2	PIN71_LVL_SEL	R/W	5VSB	0	PIN 71 input level select. 0: TTL level. 1: Low level with 0.6V low and 0.9V high.
1	Reserved	R/W	5VSB	1	Reserved
0	PIN67_LVL_SEL	R/W	5VSB	1	PIN 67 input level select. 0: TTL level. 1: Low level with 0.6V low and 0.9V high.

F81804
Port Select Register — Index 27h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved
6	AT_MODE	R/W	VBAT	0	0: ATX Mode. 1: AT Mode. The default value is determined by power on strap when power on.
5	GPIO_DEC_RANGE	R/W	3VCC	0	0: The GPIO I/O space is 8-byte. 1: The GPIO I/O space is 16-byte.
4	PORT_4E_EN	R/W	3VCC	-	0: The configuration register port is 2E/2F. 1: The configuration register port is 4E/4F. This register is power on trapped by RTS1#/ STRAP4E_2E. Pull down to select port 2E/2F.
3-2	BANK_PROG_SEL	R/W	5VSB	0	Bank select for configuration registers (bank 0/1/2/3).
1	DPORT_EN	R/W	3VCC	1	DPORT_EN's default value is according to power on strapping pin 80_TRAP 0: Disable 0x80 port. 1: Enable 0x80 port.
0	CLK_ TUNE_PROG_EN	R/W	3VCC	0	Set "1" to enable ErP clock fine tune registers.

F81804
Multi-function Select Register 1 — Index 28h (Available when BANK_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7	PECI_PIN_EN	R/W	VBAT	1	PECI/GPIO17 pin function select. 0: GPIO17. 1: PECI.
6-2	Reserved	R/W	VBAT	01000	Reserved
1-0	UR2_GP_EN	R/W	VBAT	0	UART2 pin function select. 00: All pins are function as GPIO. 01: Simple UART, only SIN2 and SOUT2 are available. Pin 1 will be function as SOUT2 and Pin 64 will be function as SIN2. Pin 63 and Pin 2 ~6 are GPIOs. 10: Simple UART, use pin 64 as SIN2, pin 1 as SOUT2 and Pin 63 as RTS2# function. Pin 2 ~ 6 are as GPIOs. 11: Full UART, pin 63 ~ 6 will function as UART 2 pins.

Multi-function Select Register 2 — Index 28h (Available when BANK_PROG_SEL= 1)

Bit	Name	R/W	Reset	Default	Description
7	eSPI_LONG_WAIT_EN	R/W	VBAT	0	0: wait time depends on eSPI MAX_WAIT_STATE value. 1: wait time until transaction completed.
6	Reserved	R/W	VBAT	0	Reserved
5	Reserved	R/W	VBAT	0	Reserved
4	SPI_PIN_EN	R/W	VBAT	0	Set "1" to enable SPI master pins.
3	DPORT_MODE	R/W	VBAT	0	0: Debug port output 0x80 port value which is converted into 7-segment LED. 1: Debug port output 0x80 port value directly.
2	SIRQ_PWR_SEL	R/W	VBAT	0	0: SIRQ pin is powered by IFVCC. 1: SIRQ pin is powered by internal 1.8V. This bit doesn't have effect in eSPI interface.
1	GA20_PU_DIS	R/W	VBAT	0	0: Enable GA20 internal 10K pull-up. 1: Disable GA20 internal 10K pull-up.
0	KBRST_PU_DIS	R/W	VBAT	0	0: Enable KBRST internal 10K pull-up. 1: Disable KBRST internal 10K pull-up.

F81804
PLL Count High Byte Select Register — Index 28h (BANK_PROG_SEL = 2)

Bit	Name	R/W	Reset	Default	Description
7-0	PLL_CNT_H	R/W	VBAT	3h	<p>PLL_CNT is composed by PLL_CNT_H and PLL_CNT_L which are used to indicate the clock generator to generate 48MHz according the CLKIN_DIV.</p> <p>PLL_CNT is calculated by the equation:</p> $\text{PLL_CNT} = (256*48) / \text{CLKIN_DIV}.$

PLL Count Low Byte Select Register — Index 28h (BANK_PROG_SEL = 3)

Bit	Name	R/W	Reset	Default	Description
7-0	PLL_CNT_L	R/W	VBAT	5Bh	<p>PLL_CNT is composed by PLL_CNT_H and PLL_CNT_L which are used to indicate the clock generator to generate 48MHz according the CLKIN_DIV.</p> <p>PLL_CNT is calculated by the equation:</p> $\text{PLL_CNT} = (256*48) / \text{CLKIN_DIV}.$

Multi-Function Select Register 3 — Index 29h (Available when CLK_TUNE_PROG_EN = 0)

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	R/W	VBAT	00	Reserved
3	MO_PIN_LVL_SEL	R/W	VBAT	0	<p>Pin 22/23 input level select.</p> <p>0: TTL level.</p> <p>1: Low input level.</p>
2	Reserved	R/W	VBAT	0	Dummy registers.
1-0	Reserved	R/W	VBAT	0	Reserved

F81804
ERP Clock Fine Tune Divisor High Byte Register — Index 29h (CLK_TUNE_PORG_EN = 1)

Bit	Name	R/W	Reset	Default	Description
7	CLK_TUNE	W	-	-	Write “1” to start count for clock fine tune.
6-4	Reserved	-	-	-	Reserved.
3-0	CLK_TUNE_DIV [11:8]	R/W	VBAT	3h	ErP 10Hz clock is calculated by Internal 10KHz/CLK10HZ_DIV. User should read CLK_TUNE_CNT to determine the error and program CLK_TUNE_DIV to fine tune the clock.

GPIO1 Function Select Register 2 — Index 2Ah (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7-0	Reserved	R/W	VBAT	0	Dummy register for future use.

GPIO1 Function Select Register 3 — Index 2Ah (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 2)

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	VBAT	0	Dummy register for future use.
6-4	GPIO15_FUNC_SEL	R/W	VBAT	6h	GPIO15 function select 000: GPIO. 001: PME#. 010: CLKOUT. 011: BEEP. 100: LED_VCC. 101: LED_VSB. 110: WDTRST#. 111: ALERT#.
3	Reserved	R/W	VBAT	0	Dummy register for future use.

F81804

2-0	GPIO14_FUNC_SEL	R/W	VBAT	0	<p>GPIO14 function select</p> <p>000: GPIO.</p> <p>001: PME#.</p> <p>010: CLKOUT.</p> <p>011: BEEP.</p> <p>100: LED_VCC.</p> <p>101: LED_VSB.</p> <p>110: WDTRST#.</p> <p>111: ALERT#.</p>
-----	-----------------	-----	------	---	--

GPIO1 Function Select Register 4 — Index 2Ah (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 3)

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	VBAT	0	Dummy register for future use.
6-4	GPIO17_FUNC_SEL	R/W	VBAT	0	<p>GPIO17 function select</p> <p>000: GPIO.</p> <p>001: PME#.</p> <p>010: CLKOUT.</p> <p>011: BEEP.</p> <p>100: LED_VCC.</p> <p>101: LED_VSB.</p> <p>110: WDTRST#.</p> <p>111: ALERT#.</p>
3	Reserved	R/W	VBAT	0	Dummy register for future use.

F81804

2-0	GPIO16_FUNC_SEL	R/W	VBAT	3h	GPIO16 function select 000: GPIO. 001: PME#. 010: CLKOUT. 011: BEEP. 100: LED_VCC. 101: LED_VSB. 110: WDTRST#. 111: ALERT#.
-----	-----------------	-----	------	----	---

ERP Clock Fine Tune Divisor Low Byte Register — Index 2Ah (CLK_TUNE_PORG_EN = 1)

Bit	Name	R/W	Reset	Default	Description
7-0	CLK_TUNE_DIV[7:0]	R/W	VBAT	E7h	ERP 10Hz clock is calculated by Internal 10KHz/CLK10HZ_DIV. User should read CLK_TUNE_CNT to determine the error and program CLK_TUNE_DIV to fine tune the clock.

Multi-Function Select Register 4 — Index 2Bh (Available when CLK_TUNE_PROG_EN = 0)

Bit	Name	R/W	Reset	Default	Description
7	GPIO67_EN	R/W	VBAT	0	Pin 42 function select 0: Pin 42 functions as S5#. 1: Pin 42 functions as GPIO67.
6	GPIO66_EN	R/W	VBAT	0	Pin 41 function select 0: Pin 41 functions as DPWROK. 1: Pin 41 functions as GPIO66.
5	Reserved	R/W	VBAT	0	Reserved
4-2	Reserved	R/W	VBAT	0	Dummy register for future use.
1	FANIN3_EN	R/W	VBAT	1	Pin 52 function select 0: Pin 52 functions as GPIO97. 1: Pin 52 functions as FANIN3.

F81804

0	FANCTL3_EN	R/W	VBAT	0	Pin 53 function select. 0: Pin 53 functions as GPIO70. 1: Pin 53 functions as FANCTL3.
---	------------	-----	------	---	--

Clock Control Register — Index 2Bh (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7-6	CLK_Source_PRE_DIV	R/W	VBAT	0	These registers are used to calculate CLKIN_DIV to generate internal 48MHz clock where the calculated CLKIN_DIV value should be under 16MHz. The equation is as follow: $\text{CLKIN_DIV} = \text{Clock Source} / (\text{CLKIN_PRE_DIV}),$ where CLKIN_PRE_DIV value is 00: bypass 01: divided by 2 10: divided by 4 11: divided by 6
5-4	CLKOUT_PRE_DIV	R/W	VBAT	0	CLKOUT Divisor $\text{CLKOUT} = 48\text{MHz} / (\text{CLKOUT_PRE_DIV} * 2); 0 means 48MHz.$
3-2	Reserved	R/W	VBAT	0	Reserved
1	Reserved	R/W	VBAT	0	Dummy register for future use.
0	ERR_VWIRE_EN	R/W	VBAT	0	0: disable FATAL/NON-FATAL virtual wire 1: enable FATAL/NON-FATAL virtual wire.

F81804
TSI/MXM Pin Select Register — Index 2Bh (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 2)

Bit	Name	R/W	Reset	Default	Description
7-6	MXM_SDA_SEL	R/W	VBAT	0	MXM SDA Pin Select 00 : Reserved 01 : Select pin 23 as SDA. 10 : Select pin 30 as SDA. 11 : Reserved
5-4	MXM_SCL_SEL	R/W	VBAT	0	MXM SCL Pin Select 00 : Select pin 26 as SCL. 01 : Select pin 22 as SCL. 10 : Reserved. 11 : Reserved.
3-2	TSI_SDA_SEL	R/W	VBAT	0	TSI SDA Pin Select 00 : Reserved 01 : Select pin 23 as SDA. 10 : Select pin 30 as SDA. 11 : Reserved
1-0	TSI_SCL_SEL	R/W	VBAT	0	TSI SCL Pin Select 00 : Select pin 26 as SCL. 01 : Select pin 22 as SCL. 10 : Reserved 11 : Reserved

F81804
I2C Pin Select Register — Index 2Bh (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 3)

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	R/W	VBAT	0	Dummy register for future use.
3-2	I2C_SDA_SEL	R/W	VBAT	0	I2C SDA Pin Select 00 : Reserved 01 : Select pin 23 as SDA. 10 : Select pin 30 as SDA. 11 : Reserved
1-0	I2C_SCL_SEL	R/W	VBAT	0	I2C SCL Pin Select 00 : Select pin 26 as SCL. 01 : Select pin 22 as SCL. 10 : Reserved 11 : Reserved

ERP Clock Fine Tune Count High Byte With A Period Register — Index 2Bh (CLK_TUNE_PORG_EN = 1)

Bit	Name	R/W	Reset	Default	Description
7	CLK_TUNE_PERIOD	R/W	VBAT	3h	This bit is set when CLK_TUNE is set and auto clear after internal 20μs timer expires.
6-4	Reserved	-	-	-	Reserved.
3-0	CLK_TUNE_CNT [11:8]	R/W	VBAT	3h	CLK_TUNE_CNT is counted by accurate 48MHz for 20μs. The error is used to program CLK_TUNE_DIV for ErP 10Hz clock fine tune.

F81804
Multi-Function Select Register 5 — Index 2Ch (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R/W	VBAT	1110	Dummy register for future use.
4	GPIO04_EN	R/W	VBAT	0	SLP_SUS#/GPIO04 Function Select. 0: SLP_SUS#. 1: GPIO04.
3-1	Reserved	R/W	VBAT	1	Reserved
0	GPIO00_EN	R/W	VBAT	0	ERP_CTRL0#/GPIO00 Function Select. 0: ERP_CTRL0#. 1: GPIO00.

Enable I2C Pin Register — Index 2Ch (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7	SMBUS_EN	R/W	VBAT	0	Set "1" to enable pin 22's SCL and pin 23's SDA.
6	Reserved	R/W	VBAT	0	Reserved
5	SDA2_PIN_EN	R/W	VBAT	0	Set "1" to enable pin 30's SDA
4	Reserved	R/W	VBAT	0	Reserved
3	Reserved	R/W	VBAT	0	Dummy register for future use.
2-1	Reserved	R/W	VBAT	0	Reserved
0	SCL0_PIN_EN	R/W	VBAT	0	Set "1" to enable pin 26's SCL

F81804
Multi-Function Select Register 6 — Index 2Ch (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 2)

Bit	Name	R/W	Reset	Default	Description
7	GPIO27_EN	R/W	VBAT	0	RSMRST#/GPIO27 Function Select. 0: RSMRST#. 1: GPIO27.
6	GPIO26_EN	R/W	VBAT	0	PWROK/GPIO26 Function Select. 0: PWROK. 1: GPIO26.
5	GPIO25_EN	R/W	VBAT	0	PSON#/GPIO25 Function Select. 0: PSON#. 1: GPIO25.
4	GPIO24_EN	R/W	VBAT	0	S3#/GPIO24 Function Select. 0: S3#. 1: GPIO24.
3	GPIO23_EN	R/W	VBAT	0	PWSOUT#/GPIO23 Function Select. 0: PWSOUT#. 1: GPIO23.
2	GPIO22_EN	R/W	VBAT	0	PWSIN#/GPIO22 Function Select. 0: PWSIN#. 1: GPIO22.
1-0	Reserved	R/W	VBAT	0	Reserved

F81804
Multi-Function Select Register — Index 2Ch (CLK_TUNE_PROG_EN = 0, BANK_PROG_SEL = 3)

Bit	Name	R/W	Reset	Default	Description
7	GPIO97_EN	R/W	VBAT	0	SLCT/GPIO97 Function Select. 0: SLCT. 1: GPIO97. This bit has no effect if FANIN3_EN is set.
6	Reserved	R/W	VBAT	0	Reserved
5	GPIO95_EN	R/W	VBAT	0	FANIN1/GPIO95 Function Select. 0: FANIN1. 1: GPIO95.
4	GPIO94_EN	R/W	VBAT	1	MCLK/GPIO94 Function Select. 0: MCLK. 1: GPIO94. This bit has no effect if SMBUS_EN is set.
3	GPIO93_EN	R/W	VBAT	1	MDATA/GPIO93 Function Select. 0: MDATA. 1: GPIO93. This bit has no effect if SMBUS_EN is set.
2	GPIO92_EN	R/W	VBAT	0	GA20/GPIO92 Function Select. 0: GA20. 1: GPIO92.
1	GPIO91_EN	R/W	VBAT	0	KBRST#/GPIO91 Function Select. 0: KBRST#. 1: GPIO91.
0	Reserved	R/W	VBAT	0	Reserved

F81804
**ERP Clock Fine Tune Count Low Byte With A Period Register — Index
2Ch(CLK_TUNE_PORG_EN = 1)**

Bit	Name	R/W	Reset	Default	Description
7-0	CLK_TUNE_CNT [7:0]	R/W	VBAT	0h	CLK_TUNE_CNT is counted by accurate 48MHz for 20μs. The error is used to program CLK_TUNE_DIV for ErP 10Hz clock fine tune.

Wakeup Control Register — Index 2Dh

Bit	Name	R/W	Reset	Default	Description	
7	CLK_Source_SEL	R/W	VBAT	0	Clock source is from 0: CLKIN pin. 1: PCICLK pin.	
6	3VSB_HYS_DIS	R/W	VBAT	0	0: Enable RSMRST# 3VSB power good detection hysteresis. 1: Disable RSMRST# 3VSB power good detection hysteresis.	There are 4 combinations for RSMRST# 3VSB power good level {3VSB_HYS_DIS, 3VSB_PG_LVL} 00: 3.0V/2.9V 01: 2.8V/2.5V 10: 3.0V/3.0V 11: 2.8V/2.8V ※ Rising/Falling Voltage
5	3VSB_PG_LVL	R/W	VBAT	1	RSMRST# 3VSB power good level selection.	
4	KEY_SEL_ADD	R/W	VBAT	0	Refer to KEY_SEL.	
3	WAKEUP_EN	R/W	VBAT	1	0: disable KB/Mouse wakeup function. 1: enable KB/Mouse wakeup function.	

F81804

					Select the keyboard wakeup key. Accompany with KEY_SEL_ADD, there are several key select as list
					KEY_SEL_ADD KEY_SEL Wake Key
					0 00 Ctrl + Esc
					0 01 Ctrl + F1
					0 10 Ctrl + Space
					0 11 Any Key
					1 00 Windows Wakeup Key
					1 01 Windows Power Key
					1 10 Ctrl + Alt + Space
					1 11 Space
2-1	KEY_SEL	R/W	VBAT	00	Select the mouse wakeup key. 0: Wakeup by mouse clicking. 1: Wakeup by mouse clicking or movement.
0	MO_SEL	R/W	VBAT	0	Select the mouse wakeup key. 0: Wakeup by mouse clicking. 1: Wakeup by mouse clicking or movement.

5.2 Multifunction Function Register Mapping Table

There are four banks for the configuration registers. Program index 27h bit3,2 and 0 to select the corresponding bank:

- BANK0 → 0x27[3:2] = 00; 0x27[0] = 0
- BANK1 → 0x27[3:2] = 01; 0x27[0] = 0
- BANK2 → 0x27[3:2] = 10; 0x27[0] = 0
- BANK3 → 0x27[3:2] = 11; 0x27[0] = 0

5.2.1 Multi-Function Register Mapping for Hardware Monitor

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN30	BEEP/GPIO16/SDA	BEEP	1. Select BANK1 2. 0x2c [5] = 0 3. GPIO16_FUNC_SEL = 011
PIN52	FANIN3/ GPIO97	FANIN3	1. Select BANK0 2. 0x2b[1] = 1
PIN53	GPIO70/ FANCTL3/PWM_DAC3	FANCTL3	1. Select BANK0 2. 0x2b[0] = 1

5.2.2 Multi-Function Register Mapping for KBC (PS/2 Mouse)

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN22	GPIO93/MDATA/SCL	MDATA	1. Select BANK1 2. 0x2c [7] = 0
PIN23	GPIO94/MCLK/SDA	MCLK	3. Select BANK3 4. 0x2c [4:3] = 00

F81804

5.2.3 Multi-Function Register Mapping for GPIO0x

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN19	ERP_CTRL0#/GPIO00	GPIO00	<ul style="list-style-type: none"> 1. Select BANK0 2. 0x2c [0] = 1
PIN20	SLP_SUS#/GPIO04	GPIO04	<ul style="list-style-type: none"> 1. Select BANK0 2. 0x2c [4] = 1

5.2.4 Multi-Function Register Mapping for GPIO1x

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN26	OVT#/GPIO12/SCL	GPIO12	<ul style="list-style-type: none"> 1. Select BANK1 2. 0x2c[0] = 0 3. GPIO12_FUNC_SEL = 000
PIN28	GPIO14/ATX_AT_TRAP	GPIO14	1. GPIO14_FUNC_SEL = 000
PIN29	WDTRST#/GPIO15	GPIO15	1. GPIO15_FUNC_SEL = 000
PIN30	BEEP(GPIO16/SDA)	GPIO16	<ul style="list-style-type: none"> 1. Select BANK1 2. 0x2c [5] = 0 3. GPIO16_FUNC_SEL = 000
PIN31	PECI(GPIO17)	GPIO17	<ul style="list-style-type: none"> 1. Select BANK0 2. 0x28[7] = 0 3. GPIO17_FUNC_SEL = 000

F81804

5.2.5 Multi-Function Register Mapping for GPIO2x

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN33	PWSIN#/GPIO22	GPIO22	1. Select BANK2 2. 0x2c [2] = 1
PIN34	PWSOUT#/GPIO23	GPIO23	1. Select BANK2 2. 0x2c [3] = 1
PIN35	S3#/GPIO24	GPIO24	1. Select BANK2 2. 0x2c [4] = 1
PIN36	PS_ON#/GPIO25	GPIO25	1. Select BANK2 2. 0x2c [5] = 1
PIN37	PWROK/GPIO26	GPIO26	1. Select BANK2 2. 0x2c [6] = 1
PIN38	RSMRST#/GPIO27	GPIO27	1. Select BANK2 2. 0x2c [7] = 1

5.2.6 Multi-Function Register Mapping for GPIO5x

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN63	GPIO50/RTS2#/SEGC	GPIO50	
PIN64	GPIO51/SIN2/SEGE	GPIO51	
PIN1	GPIO52/ SOUT2/SEGB	GPIO52	1. 0x27[1] = 0
PIN2	GPIO53/ DCD2#/SEGG	GPIO53	2. Select BANK0
PIN3	GPIO54/SPI_MISO/RI2#	GPIO54	3. 0x28[1:0] = 00
PIN4	GPIO55/ SPI莫斯I/CTS2#	GPIO55	4. Select BANK1
PIN5	GPIO56/SPI_CLK/DTR2#	GPIO56	5. 0x28[4] = 0
PIN6	GPIO57/SPI_CS#/DSR2#	GPIO57	

F81804

5.2.7 Multi-Function Register Mapping for GPIO6x

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN41	DPWROK/GPIO66	GPIO66	1. Select BANK0 2. 0x2b [6] = 1
PIN42	S5#/GPIO67	GPIO67	1. Select BANK0 2. 0x2b [7] = 1

5.2.8 Multi-Function Register Mapping for GPIO7x

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN53	GPIO70/ FANCTL3/PWM_DAC3	GPIO70	1. Select BANK0 2. 0x28 [5] = 1 3. 0x2b [0] = 0

5.2.9 Multi-Function Register Mapping for WDT

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN29	WDTRST#/GPIO15	WDTRST#	GPIO15_FUNC_SEL = 110

F81804

5.2.10 Multi-Function Register Mapping for ERP, LED

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN19	ERP_CTRL0#/GPIO00	ERP_CTRL0#	<ul style="list-style-type: none"> 1. Select BANK0 2. 0x2c [0] = 0
PIN20	SLP_SUS#/GPIO04	SLP_SUS#	<ul style="list-style-type: none"> 1. Select BANK0 2. 0x2c [4] = 0
PIN41	DPWROK(GPIO66)	DPWROK	<ul style="list-style-type: none"> 1. Select BANK0 2. 0x2b [6] = 0
PIN33	PWSIN#/GPIO22	PWSIN#	<ul style="list-style-type: none"> 1. Select BANK2 2. 0x2c [2] = 0
PIN34	PWSOUT#/GPIO23	PWSOUT#	<ul style="list-style-type: none"> 1. Select BANK2 2. 0x2c [3] = 0
PIN35	S3#/GPIO24	S3#	<ul style="list-style-type: none"> 1. Select BANK2 2. 0x2c [4] = 0
PIN36	PS_ON#/GPIO25	PS_ON#	<ul style="list-style-type: none"> 1. Select BANK2 2. 0x2c [5] = 0
PIN37	PWROK(GPIO26)	PWOK	<ul style="list-style-type: none"> 1. Select BANK2 2. 0x2c [6] = 0
PIN38	RSMRST#/GPIO27	RSMRST#	<ul style="list-style-type: none"> 1. Select BANK2 2. 0x2c [7] = 0
PIN42	S5#/GPIO67	S5#	<ul style="list-style-type: none"> 1. Select BANK0 2. 0x2b [7] = 0

5.2.11 Multi-Function Register Mapping for I2C

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN22	GPIO93/MDATA/SCL	SCL	1. Select BANK1 2. 0x2c [7] = 1
PIN23	GPIO94/MCLK/SDA	SDA	
PIN30	BEEP/GPIO16/SDA	SDA	1. Select BANK1 2. 0x2c [5] = 1

5.2.12 Multi-Function Register Mapping for UART 1

UART 1 is pure pins.

5.2.13 Multi-Function Register Mapping for UART 2

PIN No.	PIN FULL NAME	PIN SELECT	CONFIGURE REGISTER
PIN63	GPIO50/RTS2#/SEGC	RTS2#	
PIN64	GPIO51/SIN2/SEGE	SIN2	
PIN1	GPIO52/ SOUT2/SEG _B	SOUT2	
PIN2	GPIO53/ DCD2#/SEGG	DCD2#	
PIN3	GPIO54/SPI_MISO/RI2#	RI2#	
PIN4	GPIO55/ SPI_MOSI/CTS2#	CTS2#	
PIN5	GPIO56/SPI_CLK/DTR2#	DTR2#	
PIN6	GPIO57/SPI_CS#/DSR2#	DSR2#	

5.3 Hardware Device Configuration Registers (LDN CR04)

“-“Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
30	H/W Monitor Device Enable Register	-	-	-	-	-	-	-	1
60	Base Address High Register	0	0	0	0	0	0	1	0
61	Base Address Low Register	1	0	0	1	0	1	0	1
70	IRQ Channel Select Register	-	-	-	-	0	0	0	0

Hardware Monitor Device Enable Register — Index 30h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	HM_EN	R/W	LRESET#	1	0: disable Hardware Monitor. 1: enable Hardware Monitor.

Base Address High Register — Index 60h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_HI	R/W	LRESET#	02h	The MSB of Hardware Monitor base address.

Base Address Low Register — Index 61h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_LO	R/W	LRESET#	95h	The LSB of Hardware Monitor base address.

IRQ Channel Select Register — Index 70h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELHMIIRQ	R/W	LRESET#	0	Select the IRQ channel for Hardware Monitor.

F81804

5.4 Hardware Monitor Configuration Setting Registers (Accessed by LPC and I2C)

Hardware Monitor General Setting

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
01	Hardware Monitor and Standby Mode Register	-	-	-	-	0	1	1	
02	Case Open, Alert, OVT Mode Register	0	0	0	0	0	0	0	
03	Case Open Status Register	0	0	0	0	0	0	0	
04	EN VBAT Monitoring & Monitor HWM Value at S3 Register	0	0	0	0	0	0	0	
05	Temperature is Active Under S3 Control & Debug Port for Temperature Out Register	0	0	0	0	-	0	0	
07	XM Address Register0	0	1	0	0	1	0	1	0

Hardware Monitor and Standby Mode Register — Index 01h

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	0h	-	-	Reserved
2	POWER_DOWN	R/W	5VSB	0	Hardware monitor function power down function.
1	FAN_START	R/W	5VSB	1	1: enable startup of fan monitoring operations. 0: Put the part in the standby mode.
0	V_T_START	R/W	5VSB	1	1: enable startup of temperature and voltage monitoring operations 0: Put the part in the standby mode.

F81804
Case Open, Alert, OVT Mode Register — Index 02h

Bit	Name	R/W	Reset	Default	Description
7	TSI_RST_SEL	R/W	5VSB	0	0: MXM/TSI/PECI enable registers reset by LRESET#. 1: MXM/TSI/PECI enable registers reset by VDD3VOK. Affected registers are MXM_EN, TSI_EN and PECL_EN.
6	CASE_BEEP_EN	R/W	5VSB	0	0: Disable case open event output via BEEP. 1: Enable case open event output via BEEP.
5-4	OVT_MODE	R/W	5VSB	0	00: The OVT# will be low active level mode. 01: The OVT# will be low pulse mode. 10: The OVT# will indicate by 1Hz LED function. 11: The OVT# will indicate by (400/800HZ) BEEP output.
3	Reserved	R/W	5VSB	0	Reserved for future use.
2	CASE_SMI_EN	R/W	5VSB	0	0: Disable case open event output via PME. 1: Enable case open event output via PME.
1-0	ALERT_MODE	R/W	5VSB	0	00: The ALERT# will be low active level mode. 01: The ALERT# will be high active level mode. 10: The ALERT# will indicate by 1Hz LED function. 11: The ALERT# will indicate by (400/800HZ) BEEP output.

Case Open Status Register — Index 03h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	R/W	-	0	Reserved
0	CASE_STS	R/W	VBAT	0	Case open event status write 1 to clear if case open event cleared.

F81804
EN VBAT Monitoring & Monitor HWM Value at S3 Register—Index 04h

Bit	Name	R/W	Reset	Default	Description
7	VBAT_MON_DIS	R/W	5VSB	0	0: Enable VBAT monitoring. 1: Disable VBAT monitoring.
6-1	Reserved	R/W	5VSB	0	Reserved registers.
0	HM_S3_EN	R/W	5VSB	0	0: Hardware Monitor is in-active in S3 state. 1: Hardware Monitor is active in S3 state.

Temperature is Active Under S3 Control & Debug Port for Temperature Out Register — Index 05h

Bit	Name	R/W	Reset	Default	Description
7-6	Reserved	R	5VSB	0	Reserved
5	DTS_S3_EN	R/W	5VSB	0	0: MXM/TSI/PECI is in-active in S3 state. 1: MXM/TSI/PECI is active in S3 state.
4	TEMP_OUT_EN	R/W	5VSB	0	Set “1” to output temperature value via debug port 7-segment LED.
3	Reserved	-	-	-	Reserved
2-0	DPORT_TEMP_SEL	R/W	5VSB	0h	0h: Local Diode reading. 1h: Diode 1 reading. 2h: Diode 2 reading. 3h: Reserved. 4h: TSI reading. 5h: MXM reading. 6h: Reserved. 7h: PECI reading.

MXM Address Register — Index 07h

Bit	Name	R/W	Reset	Default	Description
7-1	MXM_ADDR	R/W	5VSB	4A h	Address sent for MXM protocol.
0	Reserved	-	-	-	Reserved

5.5 PECL/TSI/I2C Setting

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
08	TSI or IBEX Control Register	0	1	0	0	1	1	0	0
09	I2C Address Control Register	0	0	0	0	0	0	0	-
0A	PECI, TSI, IBEX, Beta Register	0	0	0	0	0	0	0	0
0B	PECI Address Select Register	0	0	0	0	-	-	-	0
0C	TCC Register	0	1	0	1	0	1	0	1
0D	TSI Offset Register	0	0	0	0	0	0	0	0
0E	MXM Offset Register	0	0	0	0	0	0	0	0
0F	Configuration Register	0	0	0	0	0	0	1	0

TSI or IBEX Address Register — Index 08h

Bit	Name	R/W	Reset	Default	Description
7-1	TSI_ADDR	R/W	5VSB	4Ch	AMD TSI or Intel IBEX slave address.
0	Reserved	-	-	-	Reserved

I2C Address Control Register — Index 09h

Bit	Name	R/W	Reset	Default	Description
7-1	SMBUS_ADDR	R/W	5VSB	0	Address sent by embedded SMBus master.
0	Reserved	R/W	-	0	Reserved

F81804
PECI, TSI, IBEX Beta Register — Index 0Ah

Bit	Name	R/W	Reset	Default	Description
7	BETA_EN2	R/W	5VSB	0	0: disable the T2 beta compensation. 1: enable the T2 beta compensation.
6	BETA_EN1	R/W	5VSB	0	0: disable the T1 beta compensation. 1: enable the T1 beta compensation.
5	MXM_BYTE_MODE	R/W	5VSB	0	0: MXM is accessed by block read protocol. 1: MXM is accessed by send byte / receive byte protocol.
4	MXM_EN	R/W	VDD3VOK LRESET#	0	0: Disable MXM access. 1: Enable MXM access.
3-2	VTT_SEL	R/W	5VSB	0	PECI (VTT) voltage selection. 00: VTT is 1.23V 01: VTT is 1.13V 10: VTT is 1.00V 11: VTT is 1.00V
1	TSI_EN	R/W	VDD3VOK LRESET#	0	0: Disable AMD TSI access. 1: Enable AMD TSI access.
0	PECI_EN	R/W	VDD3VOK LRESET#	0	0: Disable PECl access. 1: Enable PECl access.

PECI Address Select Register — Index 0Bh

Bit	Name	R/W	Reset	Default	Description
7-4	CPU_SEL	R/W	5VSB	0	Select the Intel CPU socket number. 0000: no CPU presented. PECl host will use Ping () command to find the CPU address. 0001: CPU is in socket 0, i.e. PECl address is 30h. 0010: CPU is in socket 0, i.e. PECl address is 31h. 0100: CPU is in socket 0, i.e. PECl address is 32h. 1000: CPU is in socket 0, i.e. PECl address is 33h. Others are reserved.
3-1	Reserved	-	-	-	Reserved.

F81804

0	DOMAIN1_EN	R/W	5VSB	0	If the CPU is selected as dual core. Set this register 1 to read the temperature of domain1.
---	------------	-----	------	---	--

TCC Register — Index 0Ch

Bit	Name	R/W	Reset	Default	Description
7-0	TCC_TEMP	R/W	5VSB	55	<p>TCC Activation Temperature.</p> <p>When PECL is enabled, the absolute value of CPU temperature is calculated by the equation: CPU_TEMP = TCC_TEMP + PECL Reading.</p> <p>The range of this register is -128 ~ 127°C.</p>

TSI Offset Register — Index 0Dh

Bit	Name	R/W	Reset	Default	Description
7-0	TSI_OFFSET	R/W	5VSB	0	This byte is used as the offset to be added to the CPU temperature reading of AMD_TSI. The range of this register is -128 ~ 127°C.

MXM Offset Register — Index 0Eh

Bit	Name	R/W	Reset	Default	Description
7-0	MXM_OFFSET	R/W	5VSB	0	This byte is used as the offset to be added to the temperature reading of MXM. The range of this register is -128 ~ 127°C.

Configuration Register — Index 0Fh

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	-	-	0	Reserved.
1-0	DIG_RATE_SEL	R/W	5VSB	0	Reserved for Fintek use only

5.6 PECL Command Setting

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
40	PECI Configuration Register	0	1	-	-	0	1	0	0
41	PECI Master Control Register	-	-	-	0	-	0	0	0
42	PECI Master Status Register	-	-	-	-	-	-	-	-
43~4F	PECI Master DATA0~12 Register	0	0	0	0	0	0	0	0

PECI Configuration Register — Index 40h

Bit	Name	R/W	Reset	Default	Description
7	RDIAMSR_CMD_EN	R/W	5VSB	0	When PECL temperature monitoring is enabled, set this bit 1 will generate a RdIAMS() command before a GetTemp() command.
6	C3_UPDATE_EN	R/W	5VSB	1	If RDIAMSR_CMD_EN is not set to 1, the temperature data is not allowed to be updated when the completion code of RdIAMS() is 0x82.
5-4	Reserved	R	-	-	Reserved
3	C3_PTEMP_EN	R/W	5VSB	0	Set this bit 1 to enable updating positive value of temperature if the completion code of RdIAMS() is 0x82.
2	C0_PTEMP_EN	R/W	5VSB	1	Set this bit 1 to enable updating positive value of temperature if the completion code of RdIAMS() is not 0x82 and the bit 8 of completion code is not 1 either.
1	C3_ALLO_EN	R/W	5VSB	0	Set this bit 1 to enable updating temperature value 0x0000 if the completion code of RdIAMS() is 0x82.
0	C0_ALLO_EN	R/W	5VSB	0	Set this bit 1 to enable updating temperature value 0x0000 if the completion code of RdIAMS() is not 0x82 and the bit 8 of completion code is not 1 either.

PECI Master Control Register — Index 41h

Bit	Name	R/W	Reset	Default	Description
7	PECI_CMD_START	W	5VSB	-	Write 1 to this bit to start a PECI command when using as a PECI master (PECI_PENDING must be set to 1).
6-5	Reserved	R	-	-	Reserved
4	PECI_PENDING	R/W	5VSB	0	Set this bit 1 to stop monitoring PECI temperature.
3	Reserved	R	-	-	Reserved
2-0	PECI_CMD	R/W	5VSB	3'h0	<p>PECI command to be used by PECI master.</p> <p>000: PING ()</p> <p>001: GetDIB ()</p> <p>010: GetTemp ()</p> <p>011: RdlAMSR ()</p> <p>100: RdPkgConfig ()</p> <p>101: WrPkgConfig ()</p> <p>others: Reserved</p>

PECI Master Status Register — Index 42h

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	R	-	-	Reserved
2	ABORT_FCS	R/WC	5VSB	-	This bit is the Abort FCS status of PECI master commands. Write this bit 1 or read this byte will clear this bit to 0.
1	PECI_FCS_ERR	R/WC	5VSB	-	This bit is the FCS error status of PECI master commands. Write this bit 1 or read this byte will clear this bit to 0.
0	PECI_FINISH	R/WC	5VSB	-	This bit is the Command Finish status of PECI master commands. Write this bit 1 or read this byte will clear this bit to 0.

F81804
PECI Master DATA0 Register — Index 43h

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA0	R/W	5VSB	0	For RdIAMS() , RdPkgConfig() and WrPkgConfig() command, this byte represents "Host ID[7:1] & Retry[0]". Please refer to PECL interface specification for more detail.

PECI Master DATA1 Register — Index 44h

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA1	R/W	5VSB	0	For RdIAMS() , this byte represents "Processor ID". For RdPkgConfig() and WrPkgConfig() , this byte represents "Index". Please refer to PECL interface specification for more detail.

PECI Master DATA2 Register — Index 45h

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA2	R/W	5VSB	0	For RdIAMS() , this byte is the least significant byte of "MSR Address". For RdPkgConfig() and WrPkgConfig() , this byte is the least significant byte of "Parameter". Please refer to PECL interface specification for more detail.

PECI Master DATA3 Register — Index 46h

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA3	R/W	5VSB	0	For RdIAMS() , this byte is the most significant byte of "MSR Address". For RdPkgConfig() and WrPkgConfig() , this byte is the most significant byte of "Parameter". Please refer to PECL interface specification for more detail.

F81804
PECI Master DATA4 Register — Index 47h

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA4	R/W	5VSB	0	<p>For GetDIB() , this byte represents “Device Info”</p> <p>For GetTemp(), this byte represents the least significant byte of temperature.</p> <p>For RdIAMS() and RdPkgConfig() , this byte is “Completion Code”.</p> <p>For WrPkgConfig(), this byte represents “DATA[7:0]”</p>

PECI Master DATA5 Register — Index 48h

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA5	R/W	5VSB	0	<p>For GetDIB() , this byte represents “Revision Number”</p> <p>For GetTemp(), this byte represents the most significant byte of temperature.</p> <p>For RdIAMS() and RdPkgConfig() , this byte represents “DATA[7:0]”</p> <p>For WrPkgConfig(), this byte represents “DATA[15:8]”</p>

PECI Master DATA6 Register — Index 49h

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA6	R/W	5VSB	0	<p>For RdIAMS() and RdPkgConfig() , this byte represents “DATA[15:8]”.</p> <p>For WrPkgConfig(), this byte represents “DATA[23:16]”</p>

PECI Master DATA7 Register — Index 4Ah

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA7	R/W	5VSB	0	<p>For RdIAMS() and RdPkgConfig() , this byte represents “DATA[23:16]”.</p> <p>For WrPkgConfig(), this byte represents “DATA[31:24]”</p>

F81804
PECI Master DATA8 Register — Index 4Bh

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA8	R/W	5VSB	0	For RdIAMSR() and RdPkgConfig() , this byte represents “DATA[31:24]”. For WrPkgConfig(), this byte represents “AW FCS”

PECI Master DATA9 Register — Index 4Ch

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA9	R/W	5VSB	0	For RdIAMSR(), this byte represents “DATA[39:32]”. For WrPkgConfig(), this byte represents “Completion Code”

PECI Master DATA10 Register — Index 4Dh

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA10	R/W	5VSB	0	For RdIAMSR(), this byte represents “DATA[47:40]”.

PECI Master DATA11 Register — Index 4Eh

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA11	R/W	5VSB	0	For RdIAMSR(), this byte represents “DATA[55:48]”.

PECI Master DATA12 Register — Index 4Fh

Bit	Name	R/W	Reset	Default	Description
7-0	PECI_DATA12	R/W	5VSB	0	For RdIAMSR(), this byte represents “DATA[63:56]”.

5.7 TSI/MXM Temperature

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
50	TSI Temperature	-	-	-	-	-	-	-	-
51	High Byte MXM Temperature Reading Register	-	-	-	-	-	-	-	-
52	Low Byte MXM Temperature Reading Register	-	-	-	-	-	-	-	-
53	MXM Index Register	0	0	0	0	0	0	1	1
54~5B	SMBus Data 0~7	0	0	0	0	0	0	0	0
5C	Block Write Count Register	0	0	0	0	0	0	0	0
5D	SMBUS Command Byte/TSI Command Byte	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
5E	SMBUS Status	0	0	0	0	0	0	0	1
5F	SMBUS Protocol Select	0	-	-	-	0	0	0	0

TSI Temperature – Index 50h

Bit	Name	R/W	Reset	Default	Description
7-0	TSI_TEMP	R/W	5VSB	-	This is the AMD TSI temperature reading.

High Byte MXM Temperature Reading Register — Index 51h

Bit	Name	R/W	Reset	Default	Description
7-0	MXM_TEMP0	R/W	5VSB	-	This is the high byte of MXM temperature reading. The raw MXM temperature is determined by: MXM_BYTE_MODE is “0”, it is {MXM_TEMP0 [0], MXM_TEMP1 [7:1]}. MXM_BYTE_MODE is “1”, it is MXM_TEMP0 [7:0].

Low Byte MXM Temperature Reading Register — Index 52h

Bit	Name	R/W	Reset	Default	Description
7-0	MXM_TEMP1	R/W	5VSB	-	This is the low byte of MXM temperature reading. This byte is not used if MXM_BYTE_MODE is “1”.

F81804
MXM Index Register — Index 53h

Bit	Name	R/W	Reset	Default	Description
7-0	MXM_TEMP_IDX	R/W	5VSB	3h	This byte is used for 1. Command sent for MXM protocol if MXM_BYTE_MODE is "0". 2. Index sent for MXM protocol if MXM_BYTE_MODE is "1".

SMBus Data 0 – Index 54h

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA0	R/W	5VSB	8'h00	This is the first byte of the block read/write protocol.

SMBus Data 1 – Index 55h

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA1	R/W	5VSB	8'h00	This is the second byte of the block read/write protocol.

SMBus Data 2 – Index 56h

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA2	R/W	5VSB	8'h00	This is the third byte of the block read/write protocol.

SMBus Data 3 – Index 57h

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA3	R/W	5VSB	8'h00	This is the 4 th byte of the block read/write protocol.

SMBus Data 4 – Index 58h

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA4	R/W	5VSB	8'h00	This is the 5 th byte of the block read/write protocol.

SMBus Data 5 – Index 59h

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA5	R/W	5VSB	8'h00	This is the 6 th byte of the block read/write protocol.

F81804
SMBus Data 6 – Index 5Ah

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA6	R/W	5VSB	8'h00	This is the 7 th byte of the block read/write protocol.

SMBus Data 7 – Index 5Bh

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_DATA7	R/W	5VSB	8'h00	This is the 8 th byte of the block read/write protocol.

Block Write Count Register – Index 5Ch

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	0	Reserved
3-0	BLOCK_WR_CNT	R/W	5VSB	0	Use the register to specify the byte count of block write protocol. Support up to 10 bytes.

SMBUS Command Byte/TSI Command Byte – Index 5Dh

Bit	Name	R/W	Reset	Default	Description
7-0	SMBUS_CMD/TSI_CMD	R/W	5VSB	0/1	There are actual two bytes for this index. TSI_CMD_PROG selects which byte to be programmed: 0: SMBUS_CMD, which is the command code for write byte/word, read byte/word, block write/read and process call protocol. 1: TSI_CMD, which is the command code for Intel temperature interface block read protocol and the data byte for AMD TSI send byte protocol.

F81804
SMBUS Status – Index 5Eh

Bit	Name	R/W	Reset	Default	Description
7	ADC_PENDING	R/W	5VSB	0	Set 1 to pending auto TSI/MXM accessing. To use the SCL/ SDA as SMBUS master, set this bit to "1" first.
6	TSI_CMD_PROG	R/W	5VSB	0	Set 1 to program TSI_CMD.
5	PROC_KILL	R/W	5VSB	0	Kill the current SMBUS transfer and return the state machine to idle. It will set a fail status if the current transfer is not completed.
4	FAIL_STS	R	5VSB	0	This is set when PROC_KILL kill an un-completed transfer. It will be auto cleared by next SMBUS transfer.
3	SMBUS_ABT_ERR	R	5VSB	0	This is the arbitration lost status if SMBUS command is issued. Auto cleared by next SMBUS command.
2	SMBUS_TO_ERR	R	5VSB	0	This is the timeout status if SMBUS command is issued. Auto cleared by next SMBUS command.
1	SMBUS_NAC_ERR	R	5VSB	0	This is the NACK error status if SMBUS command is issued. Auto cleared by next SMBUS command.
0	SMBUS_READY	R	5VSB	1	0: SMBUS transfer is in process. 1: Ready for next SMBUS command.

F81804
SMBUS Protocol Select – Index 5Fh

Bit	Name	R/W	Reset	Default	Description
7	SMBUS_START	W	-	0	Write “1” to trigger SMBUS transfer with the protocol specified by SMBUS_PROTOCOL.
6-4	Reserved	-	-	-	Reserved.
3-0	SMBUS_PROTOCOL	R/W	5VSB	0	<p>Select what protocol if SMBUS transfer is triggered.</p> <p>0001b: send byte.</p> <p>0010b: write byte.</p> <p>0011b: write word.</p> <p>0100b: Reserved.</p> <p>0101b: block write.</p> <p>0111b: quick command (write).</p> <p>1001b: receive byte.</p> <p>1010b: read byte.</p> <p>1011b: read word.</p> <p>1101b: block read.</p> <p>1111b: Reserved</p> <p>Otherwise: reserved.</p>

5.8 Temperature Related Register

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
60	Temperature PME# Enable Register	-	0	0	0	-	0	0	0
61	Temperature Interrupt Status Register	-	0	0	0	-	0	0	0
62	Temperature Real Time Status Register	-	0	0	0	-	0	0	0
63	Temperature BEEP Enable Register	-	0	0	0	-	0	0	0
64	T1 OVT and High Limit Temperature Select Register	0	0	0	0	0	0	0	0
66	OVT and Alert Output Enable Register 1	-	0	0	0	-	0	1	0
6B	Temperature Sensor Type Register	0	0	0	0	0	1	1	-
6C	TEMP1 Limit Hysteresis Select Register	0	1	0	0	0	1	0	0
6D	TEMP2 and TEMP3 Limit Hysteresis Select Register	-	-	-	-	0	1	0	0
6F	DIODE OPEN Status Register	-	-	-	-	-	-	-	-
7F	T1 Slope Adjust Register	-	-	-	-	0	0	0	0
70~8D	Temperature	-	-	-	-	-	-	-	-

Temperature PME# Enable Register — Index 60h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	-	-	Reserved
6	EN_T2_OVT_PME	R/W	5VSB	0	If set this bit to 1, PME# signal will be issued when TEMP2 exceeds OVT setting.
5	EN_T1_OVT_PME	R/W	5VSB	0	If set this bit to 1, PME# signal will be issued when TEMP1 exceeds OVT setting.
4	EN_T0_OVT_PME	R/W	5VSB	0	If set this bit to 1, PME# signal will be issued when TEMP0 exceeds OVT setting.
3	Reserved	R/W	-	-	Reserved
2	EN_T2_EXC_PME	R/W	5VSB	0	If set this bit to 1, PME# signal will be issued when TEMP2 exceeds high limit setting.
1	EN_T1_EXC_PME	R/W	5VSB	0	If set this bit to 1, PME# signal will be issued when TEMP1 exceeds high limit setting.

F81804

0	EN_T0_EXC_PME	R/W	5VSB	0	If set this bit to 1, PME# signal will be issued when TEMP0 exceeds high limit setting.
---	---------------	-----	------	---	---

Temperature Interrupt Status Register — Index 61h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	-	-	Reserved
6	T2_OVT_STS	R/W	3VCC	0	This bit gets 1 to indicate TEMP2 temperature sensor has exceeded OVT limit or below the "OVT limit -hysteresis". Write 1 to clear this bit, write 0 to ignore.
5	T1_OVT_STS	R/W	3VCC	0	This bit gets 1 to indicate TEMP1 temperature sensor has exceeded OVT limit or below the "OVT limit -hysteresis". Write 1 to clear this bit, write 0 to ignore.
4	T0_OVT_STS	R/W	3VCC	0	This bit gets 1 to indicate TEMP0 temperature sensor has exceeded OVT limit or below the "OVT limit -hysteresis". Write 1 to clear this bit, write 0 to ignore.
3	Reserved	R/W	-	-	Reserved
2	T2_EXC_STS	R/W	3VCC	0	This bit gets 1 to indicate TEMP2 temperature sensor has exceeded high limit or below the "high limit -hysteresis" limit. Write 1 to clear this bit, write 0 to ignore.
1	T1_EXC_STS	R/W	3VCC	0	This bit gets 1 to indicate TEMP1 temperature sensor has exceeded high limit or below the "high limit -hysteresis" limit. Write 1 to clear this bit, write 0 to ignore.
0	T0_EXC_STS	R/W	3VCC	0	A one indicates TEMP0 temperature sensor has exceeded high limit or below the "high limit -hysteresis" limit. Write 1 to clear this bit, write 0 will be ignored.

F81804
Temperature Real Time Status Register — Index 62h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	-	-	Reserved
6	T2_OVT	R/W	3VCC	0	Set when the TEMP2 exceeds the OVT limit. Clear when the TEMP2 is below the “OVT limit –hysteresis” temperature.
5	T1_OVT	R/W	3VCC	0	Set when the TEMP1 exceeds the OVT limit. Clear when the TEMP1 is below the “OVT limit –hysteresis” temperature.
4	T0_OVT	R/W	3VCC	0	Set when the TEMP0 exceeds the OVT limit. Clear when the TEMP0 is below the “OVT limit –hysteresis” temperature.
3	Reserved	R/W	-	-	Reserved
2	T2_EXC	R/W	3VCC	0	Set when the TEMP2 exceeds the high limit. Clear when the TEMP2 is below the “high limit –hysteresis” temperature.
1	T1_EXC	R/W	3VCC	0	Set when the TEMP1 exceeds the high limit. Clear when the TEMP1 is below the “high limit –hysteresis” temperature.
0	T0_EXC	R/W	3VCC	0	Set when the TEMP0 exceeds the high limit. Clear when the TEMP0 is below the “high limit –hysteresis” temperature.

F81804
Temperature BEEP Enable Register — Index 63h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved
6	EN_ T2_OVT_BEEP	R/W	5VSB	0	If set this bit to 1, BEEP signal will be issued when TEMP2 exceeds OVT limit setting.
5	EN_ T1_OVT_BEEP	R/W	5VSB	0	If set this bit to 1, BEEP signal will be issued when TEMP1 exceeds OVT limit setting.
4	EN_ T0_OVT_BEEP	R/W	5VSB	0	If set this bit to 1, BEEP signal will be issued when TEMP0 exceeds OVT limit setting.
3	Reserved	R/W	-	-	Reserved
2	EN_ T2_EXC_BEEP	R/W	5VSB	0	If set this bit to 1, BEEP signal will be issued when TEMP2 exceeds high limit setting.
1	EN_ T1_EXC_BEEP	R/W	5VSB	0	If set this bit to 1, BEEP signal will be issued when TEMP1 exceeds high limit setting.
0	EN_ T0_EXC_BEEP	R/W	5VSB	0	If set this bit to 1, BEEP signal will be issued when TEMP0 exceeds high limit setting.

T1 OVT and High Limit Temperature Select Register — Index 64h

Bit	Name	R/W	Reset	Default	Description
7-6	Reserved	-	-	0	Reserved
5-4	OVT_TEMP_SEL	R/W	5VSB	0	Select the source temperature for T1 OVT Limit. 0: Select T1 to be compared to Temperature 1 OVT Limit. 1: Select CPU temperature from PECL to be compared to Temperature 1 OVT Limit. 2: Select CPU temperature from AMD TSI or Intel PCH I2C to be compared to Temperature 1 OVT Limit. 3: Select the MAX temperature from Intel PCH I2C to be compared to Temperature 1 OVT Limit.
3-2	Reserved	-	-	0	Reserved

F81804

1-0	HIGH_TEMP_SEL	R/W	5VSB	0	Select the source temperature for T1 High Limit. 0: Select T1 to be compared to Temperature 1 High Limit. 1: Select CPU temperature from PECL to be compared to Temperature 1 High Limit. 2: Select CPU temperature from AMD TSI or Intel PCH I2C to be compared to Temperature 1 High Limit. 3: Select the MAX temperature from Intel PCH I2C to be compared to Temperature 1 High Limit.
-----	---------------	-----	------	---	--

OVT and Alert Output Enable Register 1 — Index 66h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	-	-	Reserved
6	EN_T2_ALERT	R/W	5VSB	0	Enable temperature 2 alert event (asserted when temperature over high limit)
5	EN_T1_ALERT	R/W	5VSB	0	Enable temperature 1 alert event (asserted when temperature over high limit)
4	EN_T0_ALERT	R/W	5VSB	0	Enable temperature 0 alert event (asserted when temperature over high limit)
3	Reserved	R/W	-	-	Reserved
2	EN_T2_OVT	R/W	5VSB	0	Enable over temperature (OVT) mechanism of temperature2.
1	EN_T1_OVT	R/W	5VSB	1	Enable over temperature (OVT) mechanism of temperature1.
0	EN_T0_OVT	R/W	5VSB	0	Enable over temperature (OVT) mechanism of temperature0.

Temperature Sensor Type Register — Index 6Bh

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	RO	-	0	Reserved
2	T2_MODE	R/W	5VSB	1	0: TEMP2 is connected to a thermistor. 1: TEMP2 is connected to a BJT. (default)
1	T1_MODE	R/W	5VSB	1	0: TEMP1 is connected to a thermistor 1: TEMP1 is connected to a BJT.(default)
0	Reserved	-	-	-	Reserved

F81804
TEMP1 Limit Hysteresis Select Register — Index 6Ch

Bit	Name	R/W	Reset	Default	Description
7-4	TEMP1_HYS	R/W	5VSB	4h	Limit hysteresis. (0~15°C) Temperature and below the (boundary – hysteresis).
3-0	TEMP0_HYS	R/W	5VSB	4h	Limit hysteresis. (0~15°C) Temperature and below the (boundary – hysteresis).

TEMP2 and TEMP3 Limit Hysteresis Select Register — Index 6Dh

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved
3-0	TEMP2_HYS	R/W	5VSB	4h	Limit hysteresis. (0~15°C) Temperature and below the (boundary – hysteresis).

DIODE OPEN Status Register — Index 6Fh

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved
6	MXM_OPEN	R	3VCC	-	When MXM interface is enabled, “1” indicates the error of receiving NACK bit or a timeout occurred.
5	PECI_OPEN	R	3VCC	-	When PECI interface is enabled, “1” indicates an error code (0x0080 or 0x0081) is received from PECI slave.
4	TSI_OPEN	R	3VCC	-	When TSI interface is enabled, “1” indicates the error of receiving NACK bit or a timeout occurred.
3	Reserved	-	-	-	Reserved
2	T2_DIODE_OPEN	R	3VCC	-	“1” indicates external diode 2 is open or short
1	T1_DIODE_OPEN	R	3VCC	-	“1” indicates external diode 1 is open or short
0	T0_DIODE_OPEN	R	3VCC	-	“1” indicates internal diode is open or short

F81804
Temperature — Index 70h- 8Dh

Address	Attribute	Reset	Default Value	Description
70h	R	3VCC/5VSB	--	Local Temperature reading. The unit of reading is 1°C. At the moment of reading this register.
71h	Reserved	--	--	Reserved
72h	R	3VCC/5VSB	--	Temperature 1 reading. The unit of reading is 1°C. At the moment of reading this register.
73h	Reserved	--	--	Reserved
74h	R	3VCC/5VSB	--	Temperature 2 reading. The unit of reading is 1°C. At the moment of reading this register.
75-79h	Reserved	--	--	Reserved
7Ah	R	3VCC/5VSB	-	The data of CPU temperature from digital interface after IIR filter. (Available if Intel IBX or AMD TSI interface is enabled)
7Bh	R	3VCC/5VSB	-	The raw data of PCH temperature from digital interface. (Only available if Intel IBX interface is enabled)
7Ch	R	3VCC	-	Reserved
7Dh	R	3VCC	-	Reserved
7Eh	R	3VCC/5VSB	-	The data of CPU temperature from digital interface after IIR filter. (Only available if PECL interface is enabled)
80h	R/W	5VSB	46h	Temperature sensor 1 OVT limit. The unit is 1°C.
81h	R/W	5VSB	3Ch	Temperature sensor 1 high limit. The unit is 1°C.
82h	R/W	5VSB	64h	Temperature sensor 1 OVT limit. The unit is 1°C.
83h	R/W	5VSB	55h	Temperature sensor 1 high limit. The unit is 1°C.
84h	R/W	5VSB	64h	Temperature sensor 2 OVT limit. The unit is 1°C.
85h	R/W	5VSB	55h	Temperature sensor 2 high limit. The unit is 1°C.
86-8Bh	--	--	-	Reserved
8C~8Dh	--	--	--	Reserved

F81804
T1 Slope Adjust Register — Index 7Fh

Bit	Name	R/W	Reset	Default	Description																								
7-4	Reserved	-	-	-	Reserved																								
3	T1_ADD	R/W	5VSB	0	This bit is the sign bit for T1 reading slope adjustment. See T1_SCALE below for detail.																								
2-0	T1_SCALE	R/W	-	0h	<table border="1"> <thead> <tr> <th>T1_ADD</th><th>T1_SCALE</th><th>Slope</th></tr> </thead> <tbody> <tr> <td>X</td><td>00</td><td>No adjustment</td></tr> <tr> <td>0</td><td>01</td><td>15/16</td></tr> <tr> <td>0</td><td>10</td><td>31/32</td></tr> <tr> <td>0</td><td>11</td><td>63/64</td></tr> <tr> <td>1</td><td>01</td><td>17/16</td></tr> <tr> <td>1</td><td>10</td><td>33/32</td></tr> <tr> <td>1</td><td>11</td><td>65/64</td></tr> </tbody> </table>	T1_ADD	T1_SCALE	Slope	X	00	No adjustment	0	01	15/16	0	10	31/32	0	11	63/64	1	01	17/16	1	10	33/32	1	11	65/64
T1_ADD	T1_SCALE	Slope																											
X	00	No adjustment																											
0	01	15/16																											
0	10	31/32																											
0	11	63/64																											
1	01	17/16																											
1	10	33/32																											
1	11	65/64																											

5.9 Voltage Setting

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
10	Voltage-Protect Shut Down Enable Register	0	0	0	0	0	0	0	0
11	Voltage-Protect Status Register	-	-	-	-	-	-	-	0
12	Voltage-Protect Configuration Register	-	-	-	-	0	1	1	0
14	VIN1 Over Voltage SMI Enable Register	0	0	0	0	0	0	0	0
15	VIN1 Over Voltage Status Register	0	0	0	0	0	0	0	0
16	Voltage1 Exceeds Real Time Status Register	-	-	-	-	-	-	0	-
17	VIN1 Over Voltage BEEP Enable Register	-	-	-	-	-	-	0	-
20~3A	Voltage Reading & Limit	-	-	-	-	-	-	-	-
3F	Voltage Protection Power Good Select Register	-	-	-	-	-	-	-	0

Voltage-Protect Shut Down Enable Register — Index 10h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	0	Reserved.
6	Reserved	-	-	0	Reserved.
5	V2_VP_EN	R/W	VBAT*	0	Voltage-Protect enable for VIN2
4-1	Reserved	-	-	0	Reserved
0	VCC_VP_EN	R/W	VBAT*	0	Voltage-Protect shut down enable for 3VCC

Voltage-Protect Status Register — Index 11h

Bit	Name	R/W	Reset	Default	Description
7-6	Reserved	-	-	-	Reserved.
0	OVP_EXC_STS	R/W	5VSB	0	This bit is set when OVP occurs. Write "1" to clear this bit.

F81804
Voltage-Protect Configuration Register — Index 12h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-2	PU_TIME	R/W	VBAT	2'h1	<p>PS_ON# de-active time select in alarm mode of voltage protection.</p> <p>00: PS_ON# tri-state 0.5 sec and then inverted of S3# when over voltage or under voltage occurred.</p> <p>01: PS_ON# tri-state 1 sec and then inverted of S3# when over voltage or under voltage occurred.</p> <p>10: PS_ON# tri-state 2 sec and then inverted of S3# when over voltage or under voltage occurred.</p> <p>11: PSON# tri-state 4 sec and then inverted of S3# when over voltage or under voltage occurred.</p>
1-0	VP_EN_DELAY	R/W	VBAT	2'h2	<p>VP_EN_DELAY could set the delay time to start voltage protecting.</p> <p>00: bypass</p> <p>01: 50ms</p> <p>10: 100ms</p> <p>11: 200ms</p>

VIN1 Over Voltage SMI Enable Register — Index 14h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	-	-	0	Reserved
1	V1_SMI_EN	R/W	5VSB	0	<p>0: Disable V1 over voltage SMI.</p> <p>1: Enable V1 over voltage SMI.</p>
0	Reserved	-	-	0	Reserved

VIN1 Over Voltage Status Register — Index 15h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	--	-	0	Reserved
1	V1_EXC_STS	R/WC	5VSB	0	This bit is set when V1_EXC is changed. Write "1" to clear this bit.
0	Reserved	-	-	0	Reserved

F81804
VIN 1 Exceeds Real Time Status Register — Index 16h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	--	-	-	Reserved
1	V1_EXC	R/WC	5VSB	0	VIN1 over limit real time status. It is set when VIN1 is over V1_HIGH_LIMIT and clear when VIN1 is under V1_HIGH_LIMIT. This bit is also used to assert BEEP when V1_BEEP_EN is set.
0	Reserved	--	-	-	Reserved

VIN1 Over Voltage BEEP Enable Register — Index 17h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	--	-	-	Reserved
1	V1_BEEP_EN	R/W	5VSB	0	VIN1 (Vcore) Beep event enable.
0	Reserved	--	-	-	Reserved

Voltage Protection Power Good Select Register — Index 3Fh

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	--	-	-	Reserved
0	OVP_RST_SEL	R/W	VBAT	0	0: OVP/UVP power good signal is 3VCCOK (3VCC > 2.8V) 1: OVP/UVP power good signal is PWROK. OVP/UVP function won't start detecting until power good.

F81804
Voltage Reading and Limit—Index 20h- 3Ah

Address	Attribute	Reset	Default Value	Description
20h	R	3VCC	-	3VCC reading. The unit of reading is 8mV.
21h	R	3VCC	-	VIN1 (Vcore) reading. The unit of reading is 8mV.
22h	R	3VCC	-	VIN2 reading. The unit of reading is 8mV.
23h	R	3VCC	-	Reserved
24h	R	3VCC	-	Reserved
25h	R	3VCC	-	VSB3V reading. The unit of reading is 8mV.
26h	R	3VCC	-	VBAT reading. The unit of reading is 8mV.
27h	R	3VCC	-	5VSB reading. The unit of reading is 8 mV. The 5VSB voltage to be monitored is internally divided by 3.
28h~2Ch	R	--	-	Reserved
2Dh	R	3VCC	-	Reserved
2Eh	R	3VCC	-	FAN2 present fan duty reading
2Fh	R	3VCC	-	FAN1 present fan duty reading
30h	R/W	VBAT	89h	3VCC under-voltage protection limit. The unit is 8mV
31h	R/W	VBAT	F2h	3VCC over-voltage protection limit. The unit is 8 mV
32~35h	R		FF	Reserved
36h	R/W	VBAT	E2h	VIN2 over-voltage limit (V5_OVV_LIMIT). The unit is 8mv.
37h	R/W	VBAT	E1h	Reserved
38h	R/W	VBAT	83h	VIN2 under-voltage limit (V5_UVV_LIMIT). The unit is 8mv.
39h	R/W	VBAT	96h	Reserved
3Ah	R/W	5VSB	FFh	VIN1 high limit. The unit is 8mv.

5.10 General Fan Control Setting

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
90	FAN PME# Enable Register	-	-	-	-	-	0	0	0
91	FAN Interrupt Status Register	-	-	-	-	-	-	-	-
92	FAN Real Time Status Register	-	-	-	-	-	-	-	-
93	FAN BEEP# Enable Register	-	0	0	-	-	0	0	0
94	FAN Type Select Register	0	0	0	0	0	0	0	0
94	Fan1 Base Temperature (Tb) Register	0	0	0	0	0	1	0	1
95	FAN1 Temperature Adjustment (Ta) Rate Register	-	0	0	0	-	0	0	0
96	FAN Mode Select Register (FAN_PROG_SEL = 0)	0	0	0	1	0	1	0	1
96	FAN1 Temperature Adjustment Select register (FAN_PROG_SEL = 1)	-	-	-	-	-	0	0	0
97	FAN PWM Frequency Select & FANIN Filter Time Register (FAN_PROG_SEL = 0)	-	0	0	0	-	0	0	0
97	Faster FAN Filter Time Register (FAN_PROG_SEL = 1)	-	-	-	-	-	0	0	0
98	Auto FAN1 Boundary Hysteresis Select Register	0	1	0	0	0	1	0	0
99	Auto FAN3 Boundary Hysteresis Select Register	-	-	-	-	0	0	1	0
9A	Fan Control Register (FAN_PROG_SEL = 1)	0	0	0	0	0	0	0	0
9A	PWM Frequency Divisor Register (FAN_PROG_SEL = 0)	0	0	0	0	0	0	0	0
9B	Auto Fan Up Speed Update Rate Select Register	-	-	0	1	0	1	0	1
9B	Auto Fan Down Speed update Rate Select Register	0	0	0	1	0	1	0	1
9C	FAN1 Start Up Duty-cycle/Voltage	0	1	0	1	0	1	0	1
9D	FAN3 Start Up Duty-cycle/Voltage	-	-	-	-	0	1	0	1
9E	FAN Programmable Duty-cycle/Voltage Loaded After Power On	0/1	1	1	0/1	0/1	1	1	0/1
9F	Fan Fault Time Register	0	0	-	-	1	0	1	0

F81804
FAN PME# Enable Register — Index 90h

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	-	-	-	Reserved
2	EN_FAN3_PME	R/W	5VSB	0	A one enables the corresponding interrupt status bit for PME# interrupt Set this bit 1 to enable PME# function for FAN3.
1	Reserved	-	-	0	Reserved
0	EN_FAN1_PME	R/W	5VSB	0	A one enables the corresponding interrupt status bit for PME# interrupt. Set this bit 1 to enable PME# function for FAN1.

FAN Interrupt Status Register — Index 91h

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	-	-	-	Reserved
2	FAN3_ST	R/W	3VCC	-	This bit is set when the FAN3 count exceeds the count limit. Write 1 to clear this bit, write 0 will be ignored.
1	Reserved	-	-	-	Reserved
0	FAN1_ST	R/W	3VCC	-	This bit is set when the FAN1 count exceeds the count limit. Write 1 to clear this bit, write 0 will be ignored.

FAN Real Time Status Register — Index 92h

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	--	-	-	Reserved
2	FAN3_EXC	R	3VCC	-	This bit set to high mean that FAN3 count can't meet the expected count over than SMI time (CR9F) or when duty not zero but fan stop over 3 sec.
1	Reserved	-	-	-	Reserved
0	FAN1_EXC	R	3VCC	-	This bit set to high mean that FAN1 count can't meet expect count over than SMI time (CR9F) or when duty not zero but fan stop over 3 sec.

F81804
FAN BEEP# Enable Register — Index 93h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved
6	FULL_WITH_T2_EN	R/W	5VSB	0	Set one will enable FAN to force full speed when T2 over high limit.
5	FULL_WITH_T1_EN	R/W	5VSB	0	Set one will enable FAN to force full speed when T1 over high limit.
4	FULL_WITH_T0_EN	R/W	5VSB	0	Set one will enable FAN to force full speed when T0 over high limit.
3	Reserved	-	-	-	Reserved
2	EN_FAN3_BEEP	R/W	5VSB	0	A one enables the corresponding interrupt status bit for BEEP.
1	Reserved	R/W	5VSB	0	Reserved
0	EN_FAN1_BEEP	R/W	5VSB	0	A one enables the corresponding interrupt status bit for BEEP.

FAN Type Select Register — Index 94h (FAN_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7-6	Reserved	-	-	-	Reserved.
5-4	FAN3_TYPE	R/W	3VCC	00	<p>00: Output PWM mode (push pull) to control fans.</p> <p>01: Use linear fan application circuit to control fan speed by fan's power terminal.</p> <p>10: Output PWM mode (open drain) to control Intel 4-wire fans.</p> <p>11: Reserved.</p> <p>Bit 0 is power on trap by FANCTL3</p> <p>0: FANCTL3 is pull up by external resistor.</p> <p>1: FANCTL3 is pull down by internal 100KΩ resistor.</p>
3-2	Reserved	R/W	3VCC	00	Reserved

F81804

1-0	FAN1_TYPE	R/W	3VCC	01	<p>00: Output PWM mode (push pull) to control fans.</p> <p>01: Use linear fan application circuit to control fan speed by fan's power terminal.</p> <p>10: Output PWM mode (open drain) to control Intel 4-wire fans.</p> <p>11: Reserved.</p> <p>Bit 0 is power on trap by FANCTL1</p> <p>0: FANCTL1 is pull up by external resistor.</p> <p>1: FANCTL1 is pull down by internal 100KΩ resistor.</p>
-----	-----------	-----	------	----	---

S: Register default values are decided by trapping.

Fan1 Base Temperature (Tb) Register – Offset 94h (FAN_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7-0	FAN1_BASE_TEMP	R/W	5VSB	0	<p>This register is used to set the base temperature for FAN1 temperature adjustment. The FAN1 temperature is calculated according to the equation: $TFAN1 = Tnow + (Ta - Tb) * Ct$</p> <p>Where Tnow is selected by FAN1_TEMP_SEL_DIG (Index AFh, bit 7) and FAN1_TEMP_SEL (Index AFh bit 1-0). Tb is this register, Ta is selected by FAN1_ADJ_SEL and Ct is selected by FAN1_TEMP_ADJ_UP_RATE (Ctup) (Index 95h, bits 6-4)/ FAN1_TEMP_ADJ_DN_RATE (Ctdn) (Index 95h, bits 2-0) To access this register, FAN_PROG_SEL (index 9F[7]) must set to "1".</p>

F81804
FAN1 Temperature Adjustment (Ta) Rate Register — Index 95h (FAN_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved
6-4	FAN1_TEMP_ADJ_UP_RATE (Ctup)		5VSB	3'h0	<p>This selects the weighting of the difference between Ta and Tb if Ta is higher than Tb.</p> <p>3'h1: 1 h (Ct = 1) 3'h2: 2h (Ct= 1/2) 3'h3: 3h (Ct = 1/4) 3'h4: 4h (Ct = 1/8) otherwise: 0</p> <p>To access this byte, FAN_PROG_SEL must set to "1".</p>
3	Reserved	-		-	Reserved
2-0	FAN1_TEMP_ADJ_DN_RATE (Ctdn)	R/W	5VSB	3'h0	<p>This selects the weighting of the difference between Ta and Tb if Ta is lower than Tb.</p> <p>3'h1: 1 h (Ct = 1) 3'h2: 2h (Ct= 1/2) 3'h3: 3h (Ct = 1/4) 3'h4: 4h (Ct = 1/8) otherwise: 0</p> <p>To access this byte, FAN_PROG_SEL must set to "1".</p>

F81804
FAN Mode Select Register — Index 96h (FAN_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7-6	Reserved	-	-	0	Reserved
5-4	FAN3_MODE	R/W	VBAT	01	<p>00: Auto fan speed control. Fan speed will follow different temperature by different RPM defined in 0xC6-0xCE.</p> <p>01: Auto fan speed control. Fan speed will follow different temperature by different duty cycle defined in 0xC6-0xCE.</p> <p>10: Manual mode fan control. User can write expected RPM count to 0xC2-0xC3, and F81804 will adjust duty cycle (PWM fan type) or voltage (linear fan type) to control fan speed automatically.</p> <p>11: Manual mode fan control. User can write expected duty cycle (PWM fan type) or voltage (linear fan type) to 0xC3, and F81804 will output this desired duty or voltage to control fan speed.</p>
3-2	Reserved	R/W	VBAT	01	Reserved
1-0	FAN1_MODE	R/W	VBAT	01	<p>00: Auto fan speed control. Fan speed will follow different temperature by different RPM defined in 0xA6-0xAE.</p> <p>01: Auto fan speed control. Fan speed will follow different temperature by different duty cycle defined in 0xA6-0xAE.</p> <p>10: Manual mode fan control, user can write expected RPM count to 0xA2-0xA3, and F81804 will auto control duty cycle (PWM fan type) or voltage (linear fan type) to control fan speed automatically.</p> <p>11: Manual mode fan control, user can write expected duty cycle (PWM fan type) or voltage (linear fan type) to 0xA3, and F81804 will output this desired duty or voltage to control fan speed.</p>

F81804
FAN1 Temperature Adjustment (Ta) Select Register — Index 96h (FAN_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	-	-	-	Reserved
2-0	FAN1_ADJ_SEL	R/W	5VSB	0h	<p>This selects which temperature to be used as Ta for Fan1 temperature adjustment.</p> <p>000: PECI (CR7Eh) 001: T1 (CR72h) 010: T2 (CR74h) 011: T3 (CR76h) 100: IBEX/TSI CPU temperature (CR7Ah) 101: IBEX PCH temperature (CR7Bh). 110: IBEX MCH temperature (CR7Ch). 111: IBEX maximum temperature (CR7Dh).</p> <p>otherwise: Ta will be 0.</p> <p>To access this register FAN_PROG_SEL must set to "1".</p>

FAN PWM Frequency Select & FANIN Filter Time Register — Index 97h (FAN_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved.
6	FAN3_PWM_FREQ_SEL_EX2	R/W	5VSB	0	<p>{FAN3_PWM_FREQ_SEL_EX2, FAN3_PWM_FREQ_SEL_EX, FAN3_PWM_FREQ_SEL} are used to select FAN3 PWM frequency.</p> <p>000: 23.5 KHz 001: 11.75 KHz 010: 5.875 KHz 011: 220 Hz 1xx: Programmable by PWM_CLK_DIV. The frequency is $1\text{MHz}/(256*(\text{PWM_CLK_DIV}+1))$</p>
5	Reserved	-	-	-	Reserved

F81804

4	FAN1_PWM_FREQ_SEL_EX2	R/W	5VSB	0	{FAN1_PWM_FREQ_SEL_EX2, FAN1_PWM_FREQ_SEL_EX, FAN1_PWM_FREQ_SEL} are used to select FAN1 PWM frequency. 000: 23.5 KHz 001: 11.75 KHz 010: 5.875 KHz 011: 220 Hz 1xx: Programmable by PWM_CLK_DIV. The frequency is $1\text{MHz}/(256*(\text{PWM_CLK_DIV}+1))$
3	Reserved	-	-	-	Reserved
2	FAN3FLT_SEL	R/W	5VSB	0	Select the FANIN3 Filter time. 0: 640us/1280us depending on output duty. 1: 320us/640us depending on output duty.
1	Reserved	-	-	-	Reserved
0	FAN1FLT_SEL	R/W	5VSB	0	Select the FANIN1 Filter time. 0: 640us/1280us depending on output duty. 1: 320us/640us depending on output duty.

Faster FAN Filter Time Register — Index 97h (FAN_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	-	-	-	Reserved
2	FAN3FLT_FAST	R/W	5VSB	0	Set “1” to reduce filter time for FANIN3. 0: As controlled by FAN3FLT_SEL and FANCTRL3 duty. 1: 640μs /1280μs reduce to 440 μs/1080μs. 320μs /640μs reduce to 240μs /560μs.
1	Reserved	-	-	-	Reserved
0	FAN1FLT_FAST	R/W	5VSB	0	Set “1” to reduce filter time for FANIN1. 0: As controlled by FAN1FLT_SEL and FANCTRL1 duty. 1: 640μs /1280μs reduce to 440μs /1080μs. 320μs /640μs reduce to 240μs /560μs.

F81804
Auto FAN1 Boundary Hysteresis Select Register — Index 98h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved
3-0	FAN1_HYS	R/W	5VSB	4h	Boundary hysteresis. (0~15°C). Segment will change when the temperature is over the boundary temperature and below the boundary deducts the hysteresis temperature.

Auto FAN3 Boundary Hysteresis Select Register — Index 99h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	FAN3_HYS	R/W	5VSB	2h	Boundary hysteresis. (0~15°C). Segment will change when the temperature is over the boundary temperature and below the boundary deducts the hysteresis temperature.

Fan Control Register — Index 9Ah (FAN_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	0	Reserved.
6	FAN3_PWM_FREQ_SEL_EX	R/W	5VSB	0	{FAN3_PWM_FREQ_SEL_EX2, FAN3_PWM_FREQ_SEL_EX, FAN3_PWM_FREQ_SEL} are used to select FAN3 PWM frequency. 000: 23.5 KHz 001: 11.75 KHz 010: 5.875 KHz 011: 220 Hz 1xx: Programmable by PWM_CLK_DIV. The frequency is 1MHz/(256*(PWM_CLK_DIV+1))
5	Reserved	R/W	5VSB	0	Reserved

F81804

4	FAN1_PWM_FREQ_SEL_EX	R/W	5VSB	0	{FAN1_PWM_FREQ_SEL_EX2, FAN1_PWM_FREQ_SEL_EX, FAN1_PWM_FREQ_SEL} are used to select FAN1 PWM frequency. 000: 23.5 KHz 001: 11.75 KHz 010: 5.875 KHz 011: 220 Hz 1xx: Programmable by PWM_CLK_DIV. The frequency is $1\text{MHz}/(256*(\text{PWM_CLK_DIV}+1))$
3	FAN3_MANU_FLT_EN	R/W	5VSB	0	Set "1" to disable FANIN3 filter controlled by FANCTRL3 duty.
2	FAN3_MANU_FLT_SEL	R/W	5VSB	0	Select FANIN3 filter time when FAN3_MANU_FLT_EN is set. 0: 640us/1280us. 1: 320us/640us.
1-0	Reserved	--	-	0	Reserved

PWM Frequency Divisor Register — Index 9Ah (FAN_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7-0	PWM_CLK_DIV	R/W	5VSB	0	Clock divisor for PWM output. Refer to FAN1_PWM_FREQ_SEL/FAN2_PWM_FREQ_SEL/FAN3_PWM_FREQ_SEL for detail.

F81804
Auto Fan Up Speed Update Rate Select Register — Index 9Bh (FAN_PROG_SEL = 0)

Bit	Name	R/W	Reset	Default	Description
7-6	Reserved	-	-	0	Reserved.
5-4	FAN3_UP_RATE	R/W	5VSB	01	Fan3 duty update rate: 00: 2Hz 01: 5Hz (default) 10: 10Hz 11: 20Hz
3-2	Reserved	R/W	5VSB	01	Reserved
1-0	FAN1_UP_RATE	R/W	5VSB	01	Fan1 duty update rate: 00: 2Hz 01: 5Hz (default) 10: 10Hz 11: 20Hz

F81804
Auto Fan Down Speed Update Rate Select Register — Index 9Bh (FAN_PROG_SEL = 1)

Bit	Name	R/W	Reset	Default	Description
7	UP_DN_RATE_EN	R/W	5VSB	0	0: FAN down rate disable 1: FAN down rate enable Set this bit 1 to use different fan up/down rate. If this bit is not set to 1, the fan up/down rate will follow FAN_UP_RATE.
6	DIRECT_LOAD_EN	R/W	5VSB	0	0: Direct load disable 1: Direct load enable for manual duty mode
5-4	FAN3_DN_RATE	R/W	5VSB	01	FAN3 duty update rate: 00: 2Hz 01: 5Hz (default) 10: 10Hz 11: 20Hz
3-2	Reserved	R/W	5VSB	01	Reserved
1-0	FAN1_DN_RATE	R/W	5VSB	01	FAN1 duty update rate: 00: 2Hz 01: 5Hz (default) 10: 10Hz 11: 20Hz

FAN1 START UP DUTY-CYCLE/VOLTAGE — Index 9Ch

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	R/W	5VSB	5h	Reserved
3-0	FAN1_STOP_DUTY	R/W	5VSB	5h	When fan start, the FANCTL 1 will increase duty-cycle from 0 to this (value x 8 directly. And if fan speed is down, the FANCTL 1 will decrease duty-cycle to 0 when the PWM duty cycle is less than this (value x 4).

F81804
FAN3 START UP DUTY-CYCLE/VOLTAGE — Index 9Dh

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	FAN3_STOP_DUTY	R/W	5VSB	5h	When fan start, the FANCTL 3 will increase duty-cycle from 0 to this (value x 8 directly. And if fan speed is down, the FANCTL 3 will decrease duty-cycle to 0 when the PWM duty cycle is less than this (value x 4).

FAN PROGRAMMABLE DUTY-CYCLE/VOLTAGE LOADED AFTER POWER-ON — Index 9Eh

Bit	Name	R/W	Reset	Default	Description
7-0	PROG_DUTY_VAL	R/W	5VSB	66h/FFh	This byte will be immediately loaded as Fan duty value after VDD is powered on if it has been programmed before shutting down. Default value is powered on strapped by FAN_40_100. When this byte is programmed, FAN will initial load this value when power on.

Fan Fault Time Register — Index 9Fh

Bit	Name	R/W	Reset	Default	Description
7	FAN_PROG_SEL	R/W	5VSB	0	Set this bit to "1" will enable accessing registers of another bank.
6	FAN_MNT_SEL	R/W	5VSB	0	Set this bit to monitor a slower fan.
5-4	Reserved	-	-	-	Reserved
3-0	F_FAULT_TIME	R/W	5VSB	Ah	<p>This register determines the time of fan fault. The condition to cause fan fault event is:</p> <p>When PWM_Duty reaches FFh, if the fan speed count can't reach the fan expect count in time.</p> <p>The unit of this register is 1 second. The default value is 10 seconds.</p> <p>(Set to 0, means 1 seconds; Set to 1, means 2 seconds. Set to 2, means 3 seconds.)</p> <p>Another condition to cause fan fault event is fan stop and the PWM duty is greater than the minimum duty programmed by the register index 9C-9Dh.</p>

F81804

5.11 FAN1 Control Register – Index A0h~Afh

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
A0	FAN1 count reading (MSB)	0	0	0	0	1	1	1	1
A1	FAN1 count reading (LSB)	1	1	1	1	1	1	1	1
A2	FAN1 expect speed count value (MSB)	0	0	0	0	0	0	0	0
A3	FAN1 expect speed count value (LSB)	1	0	0	0	0	0	0	0
A4	FAN1 full speed count reading (MSB)	0	0	0	0	0	0	1	1
A5	FAN1 full speed count reading (LSB)	1	1	1	1	1	1	1	1
A6	FAN 1 Boundary 1 Temperature Register	0	0	1	1	1	1	0	0
A7	FAN 1 Boundary 2 Temperature Register	0	0	1	1	0	0	1	0
A8	FAN 1 Boundary 3 Temperature Register	0	0	1	0	1	0	0	0
A9	FAN 1 Boundary 4 Temperature Register	0	0	0	1	1	1	1	0
AA	FAN1 Segment 1 Speed Count Register	1	1	1	1	1	1	1	1
AB	FAN1 Segment 2 Speed Count Register	1	1	0	1	1	0	0	1
AC	FAN1 Segment 3 Speed Count Register	1	0	1	1	0	0	1	0
AD	FAN1 Segment 4 Speed Count Register	1	0	0	1	1	0	0	1
AE	FAN1 Segment 5 Speed Count Register	1	0	0	0	0	0	0	0
AF	FAN1 Temperature Mapping Select	0	0	0	1	1	1	0	1

Address	Attribute	Reset	Default	Description
A0h	RO	3VCC	8'h0F	FAN1 count reading (MSB). At the moment of reading this register, the LSB will be latched. This will prevent from data updating when reading. To read the fan count correctly, read MSB first and followed read the LSB.
A1h	RO	3VCC	8'hFF	FAN1 count reading (LSB).
A2h	R/W	5VSB	8'h00	RPM mode (CR96 bit0=0): FAN1 expect speed count value (MSB), in auto fan mode (CR96 bit1→0) this register is auto updated by hardware. Duty mode (CR96 bit0=1): This byte is reserved byte.
A3h	R/W	5VSB	8'h80	RPM mode (CR96 bit0=0): FAN1 expect speed count value (LSB) or expect PWM duty, in auto fan mode this register is auto updated by hardware and read only. Duty mode (CR96 bit0=1): The Value programming in this byte is duty value. In auto fan mode (CR96 bit1→0) this register is updated by hardware. Ex: 5 → 5*100/255 % 255 → 100%
A4h	R/W	5VSB	8'h03	FAN1 full speed count reading (MSB). At the moment of reading this register, the LSB will be latched. This will prevent from data updating when reading. To read the fan count correctly, read MSB first and followed read the LSB.
A5h	R/W	5VSB	8'hFF	FAN1 full speed count reading (LSB).

F81804
VT 1 Boundary 1 Temperature Register – Index A6h

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND1TMP1	R/W	5VSB	3Ch (60°C)	The 1 st boundary temperature: When temperature exceeds this boundary, expected FAN1 value will be loaded from segment 1 register (index AAh). When temperature is under this (boundary – hysteresis), expected FAN1 value will be loaded from segment 2 register (index ABh). This byte is 2's complement value ranging from -128°C ~ 127°C.

VT 1 Boundary 2 Temperature Register – Index A7

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND2TMP1	R/W	5VSB	32h (50°C)	The 2nd boundary temperature: When temperature exceeds this boundary, expected FAN1 value will be loaded from segment 2 register (index ABh). When temperature is under this (boundary – hysteresis), expected FAN1 value will be loaded from segment 3 register (index ACh). This byte is 2's complement value ranging from -128°C ~ 127°C.

VT 1 Boundary 3 Temperature Register– Index A8h

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND3TMP1	R/W	5VSB	28h (40°C)	The 3 rd boundary temperature: When temperature exceeds this boundary, expected FAN1 value will be loaded from segment 3 register (index ACh). When temperature is under this (boundary – hysteresis), expected FAN1 value will be loaded from segment 4 register (index ADh). This byte is 2's complement value ranging from -128°C ~ 127°C.

F81804
VT 1 Boundary 4 Temperature Register – Index A9

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND4TMP1	R/W	5VSB	1Eh (30°C)	The 4 th boundary temperature: When temperature exceeds this boundary, expected FAN1 value will be loaded from segment 4 register (index ADh). When temperature is under this (boundary – hysteresis), expected FAN1 value will be loaded from segment 5 register (index AEh). This byte is a 2's complement value ranging from -128°C ~ 127°C.

FAN1 SEGMENT 1 SPEED COUNT Register – Index AAh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC1SPEED1	R/W	5VSB	FFh (100%)	The meaning of this register is depending on the FAN1_MODE(CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. Ex: 100%: full speed: User must set this register to 0. 60% full speed: (100-60) *32/60, so user must program 21 to this reg. X% full speed: The value programming in this byte is ((100-X)*32/X) 2'b01: The value that set in this byte is mean they expect PWM duty-cycle in this temperature section

FAN1 SEGMENT 2 SPEED COUNT Register – Index ABh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC2SPEED1	R/W	5VSB	D9h (85%)	The meaning of this register is depending on the FAN1_MODE(CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean the expect PWM duty-cycle in this temperature section.

F81804
FAN1 SEGMENT 3 SPEED COUNT Register – Index ACh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC3SPEED1	R/W	5VSB	B2h (70%)	The meaning of this register is depending on the FAN1_MODE(CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean the expect PWM duty-cycle in this temperature section.

FAN1 SEGMENT 4 SPEED COUNT Register – Index ADh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC4SPEED1	R/W	5VSB	99h (60%)	The meaning of this register is depending on the FAN1_MODE(CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean the expect PWM duty-cycle in this temperature section.

FAN1 SEGMENT 5 SPEED COUNT Register – Index AEh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC5PEED1	R/W	5VSB	80h (50%)	The meaning of this register is depending on the FAN1_MODE(CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean the expect PWM duty-cycle in this temperature section.

F81804
FAN1 Temperature Mapping Select – Index AFh

Bit	Name	R/W	Reset	Default	Description
7	FAN1_TEMP_SEL_DIG	R/W	5VSB	0	This bit companies with FAN1_TEMP_SEL select the temperature source for controlling FAN1.
6	FAN1_PWM_FREQ_SEL	R/W	5VSB	0	{FAN1_PWM_FREQ_SEL_EX2, FAN1_PWM_FREQ_SEL_EX, FAN1_PWM_FREQ_SEL} are used to select FAN1 PWM frequency. 000: 23.5 KHz 001: 11.75 KHz 010: 5.875 KHz 011: 220 Hz 1xx: Programmable by PWM_CLK_DIV. The frequency is $1\text{MHz}/(256*(\text{PWM_CLK_DIV}+1))$.
5	FAN1_UP_T_EN	R/W	5VSB	0	Set 1 to force FAN1 to full speed if any temperature over its high limit.
4	FAN1_INTERPOLATION_EN	R/W	5VSB	1	Set 1 will enable the interpolation of the fan expect table.
3	FAN1_JUMP_HIGH_EN	R/W	5VSB	1	This register controls the FAN1 duty movement when temperature is over the highest boundary. 0: The FAN1 duty will increase every segment with the slope selected by FAN1_UP_RATE (Index 9Bh) register. 1: The FAN1 duty will directly jump to the value of FAN1_SEG1 (Index AAh). This bit only activates in the duty mode.
2	FAN1_JUMP_LOW_EN	R/W	5VSB	1	This register controls the FAN1 duty movement when temperature is under highest (boundary – hysteresis). 0: The FAN1 duty will decrease every segment with the slope selected by FAN1_DN_RATE (Index 9Bh) register. 1: The FAN1 duty will directly jump to the value of FAN1_SEG2 (Index ABh). This bit only activates in the duty mode.
1-0	FAN1_TEMP_SEL	R/W	5VSB	01	This registers company with FAN1_TEMP_SEL_DIG select the temperature source for controlling FAN1. The following value is

F81804

				comprised by {FAN1_TEMP_SEL_DIG, FAN1_TEMP_SEL} 000: fan1 follows PECL temperature (CR7Eh) 001: fan1 follows temperature 1 (CR72h). 010: fan1 follows temperature 2 (CR74h). 011: fan1 follows temperature 0 (CR70h). 100: fan1 follows IBX/TSI CPU temperature (CR7Ah) 101: fan1 follows MXM temperature (CR7Bh). Others are reserved.
--	--	--	--	--

FINITEK CONFIDENTIAL

F81804

5.12 FAN3 Control Register – Index C0h- CFh

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
C0	FAN3 count reading (MSB)	0	0	0	0	1	1	1	1
C1	FAN3 count reading (LSB)	1	1	1	1	1	1	1	1
C2	FAN3 expect speed count value (MSB)	0	0	0	0	0	0	0	0
C3	FAN3 expect speed count value (LSB)	1	0	0	0	0	0	0	0
C4	FAN3 full speed count reading (MSB)	0	0	0	0	0	0	1	1
C5	FAN3 full speed count reading (LSB)	1	1	1	1	1	1	1	1
C6	FAN3 Boundary 1 Temperature Register	0	0	1	1	1	1	0	0
C7	FAN3 Boundary 2 Temperature Register	0	0	1	1	0	0	1	0
C8	FAN3 Boundary 3 Temperature Register	0	0	1	0	1	0	0	0
C9	FAN3 Boundary 4 Temperature Register	0	0	0	1	1	1	1	0
CA	FAN3 Segment 1 Speed Count Register	1	1	1	1	1	1	1	1
CB	FAN3 Segment 2 Speed Count Register	1	1	0	1	1	0	0	1
CC	FAN3 Segment 3 Speed Count Register	1	0	1	1	0	0	1	0
CD	FAN3 Segment 4 Speed Count Register	1	0	0	1	1	0	0	1
CE	FAN3 Segment 5 Speed Count Register	1	0	0	0	0	0	0	0
CF	FAN3 Temperature Mapping Select	0	0	0	1	1	1	1	1

F81804

Address	Attribute	Reset	Default Value	Description
C0h	RO	3VCC	8'h0F	FAN3 count reading (MSB). Now of reading this register, the LSB will be latched. This will prevent from data updating when reading. To read the fan count correctly, read MSB first and followed read the LSB.
C1h	RO	3VCC	8'hFF	FAN3 count reading (LSB).
C2h	R/W	VBAT	8'h00	RPM mode (CR96 bit4=0): FAN3 expect speed count value (MSB), in auto fan mode (CR96 bit5→0) this register is auto updated by hardware. Duty mode (CR96 bit4=1): This byte is reserved byte.
C3h	R/W	VBAT	8'h80	RPM mode (CR96 bit4=0): FAN3 expect speed count value (LSB) or expect PWM duty, in auto fan mode this register is auto updated by hardware and read only. Duty mode (CR96 bit4=1): The Value programming in this byte is duty value. In auto fan mode (CR96 bit5→0) this register is updated by hardware. Ex: 5 → 5*100/255 % 255 → 100%
C4h	R/W	5VSB	8'h03	FAN3 full speed count reading (MSB). At the moment of reading this register, the LSB will be latched. This will prevent from data updating when reading. To read the fan count correctly, read MSB first and followed read the LSB.
C5h	R/W	5VSB	8'hFF	FAN3 full speed count reading (LSB).

F81804
VT 3 Boundary 1 Temperature Register – Index C6h

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND1TMP3	R/W	5VSB	3Ch (60°C)	The 1 st boundary temperature: When temperature exceeds this boundary, expected FAN3 value will be loaded from segment 1 register (index CAh). When temperature is under this (boundary – hysteresis), expected FAN3 value will be loaded from segment 2 register (index CBh). This byte is a 2's complement value ranging from -128°C ~ 127°C.

VT 3 Boundary 2 Temperature Register – Index C7h

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND2TMP3	R/W	5VSB	32 (50°C)	The 2 nd boundary temperature: When temperature exceeds this boundary, expected FAN3 value will be loaded from segment 2 register (index CBh). When temperature is under this (boundary – hysteresis), expected FAN3 value will be loaded from segment 3 register (index CCh). This byte is a 2's complement value ranging from -128°C ~ 127°C.

VT 3 Boundary 3 Temperature Register – Index C8h

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND3TMP3	R/W	5VSB	28h (40°C)	The 3 rd boundary temperature: When temperature exceeds this boundary, expected FAN3 value will be loaded from segment 32 register (index CCh). When temperature is under this (boundary – hysteresis), expected FAN3 value will be loaded from segment 4 register (index CDh). This byte is a 2's complement value ranging from -128°C ~ 127°C.

F81804
VT 3 Boundary 4 Temperature Register – Index C9h

Bit	Name	R/W	Reset	Default	Description
7-0	BOUND4TMP3	R/W	5VSB	1Eh (30°C)	The 4 th boundary temperature: When temperature exceeds this boundary, expected FAN3 value will be loaded from segment 4 register (index CDh). When temperature is under this (boundary – hysteresis), expected FAN3 value will be loaded from segment 5 register (index CDh). This byte is a 2's complement value ranging from -128°C ~ 127°C.

FAN3 SEGMENT 1 SPEED COUNT – Index CAh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC1SPEED3	R/W	5VSB	FFh (100%)	The meaning of this register is depending on the FAN3_MODE (CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. Ex: 100%: full speed: User must set this register to 0. 60% full speed: (100-60) *32/60, so user must program 21 to this reg. X% full speed: The value programming in this byte is ((100-X)*32/X) 2'b01: The value that set in this byte is mean they expect PWM duty-cycle in this temperature section.

FAN3 SEGMENT 2 SPEED COUNT – Index CBh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC2SPEED3	R/W	5VSB	D9h (85%)	The meaning of this register is depending on the FAN3_MODE (CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean the expect PWM duty-cycle in this temperature section.

F81804
FAN3 SEGMENT 3 SPEED COUNT – Index CCh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC3SPEED3	R/W	5VSB	B2h (70%)	The meaning of this register is depending on the FAN3_MODE (CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean they expect PWM duty-cycle in this temperature section.

FAN3 SEGMENT 4 SPEED COUNT – Index CDh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC4SPEED3	R/W	5VSB	99h (60%)	The meaning of this register is depending on the FAN3_MODE (CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean they expect PWM duty-cycle in this temperature section.

FAN3 SEGMENT 5 SPEED COUNT – Index CEh

Bit	Name	R/W	Reset	Default	Description
7-0	SEC5SPEED3	R/W	5VSB	80h (50%)	The meaning of this register is depending on the FAN3_MODE (CR96) 2'b00: The value that set in this byte is the relative expect fan speed % of the full speed in this temperature section. 2'b01: The value that set in this byte is mean the expect PWM duty-cycle in this temperature section.

F81804
FAN3 Temperature Mapping Select – Index CFh

Bit	Name	R/W	Reset	Default	Description
7	FAN3_TEMP_SEL_DIG	R/W	5VSB	0	This bit companies with FAN3_TEMP_SEL select the temperature source for controlling FAN3.
6	FAN3_PWM_FREQ_SEL	R/W	5VSB	0	{FAN3_PWM_FREQ_SEL_EX2, FAN3_PWM_FREQ_SEL_EX, FAN3_PWM_FREQ_SEL} are used to select FAN3 PWM frequency. 000: 23.5 KHz 001: 11.75 KHz 010: 5.875 KHz 011: 220 Hz 1xx: Programmable by PWM_CLK_DIV. The frequency is $1\text{MHz}/(256*(\text{PWM_CLK_DIV}+1))$
5	FAN3_UP_T_EN	R/W	5VSB	0	Set 1 to force FAN3 to full speed if any temperature over its high limit.
4	FAN3_INTERPOLATION_EN	R/W	5VSB	1	Set 1 will enable the interpolation of the fan expect table.
3	FAN3_JUMP_HIGH_EN	R/W	5VSB	1	This register controls the FAN3 duty movement when temperature is over the highest boundary. 0: The FAN3 duty will increase every segment with the slope selected by FAN3_UP_RATE (Index 9Bh) register. 1: The FAN3 duty will directly jump to the value of FAN3_SEG1 (Index CAh). This bit only activates in the duty mode.
2	FAN3_JUMP_LOW_EN	R/W	5VSB	1	This register controls the FAN3 duty movement when temperature is under the highest (boundary – hysteresis). 0: The FAN3 duty will decrease every segment with the slope selected by FAN3_DN_RATE (Index 9Bh) register. 1: The FAN3 duty will directly jump to the value of FAN3_SEG2 (Index CBh). This bit only activates in duty mode.

F81804

1-0	FAN3_TEMP_SEL	R/W	5VSB	11	<p>This register is accompanied by FAN3_TEMP_SEL_DIG to select the temperature source for controlling FAN3. The following value is comprised by {FAN3_TEMP_SEL_DIG, FAN3_TEMP_SEL}</p> <ul style="list-style-type: none"> 000: fan3 follows PECL temperature (CR7Eh) 001: fan3 follows temperature 1 (CR72h). 010: fan3 follows temperature 2 (CR74h). 011: fan3 follows temperature 0 (CR70h). 100: fan3 follows IBEX/TSI CPU temperature (CR7Ah) 101: fan3 follows MXM temperature (CR7Bh). Otherwise: reserved.
-----	---------------	-----	------	----	---

5.13 KBC Registers (CR05)

"-" Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
30	KBC Device Enable Register	-	-	-	-	-	-	-	1
60	Base Address High Register	0	0	0	0	0	0	0	0
61	Base Address Low Register	0	1	1	0	0	0	0	0
70	KB IRQ Channel Select Register	-	-	-	-	0	0	0	1
72	Mouse IRQ Channel Select Register	-	-	-	-	1	1	0	0
FE	PS/2 Swap Register	0	0	0	0	0	0	1	1

KBC Device Enable Register — Index 30h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	KBC_EN	R/W	3VCC	1	0: disable KBC. 1: enable KBC. This bit is power-on strap by RTS2# pin.

Base Address High Register — Index 60h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_HI	R/W	LRESET#	00h	The MSB of KBC data port address. The address of command port is data port address + 4

Base Address Low Register — Index 61h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_LO	R/W	LRESET#	60h	The LSB of KBC data port address. The address of command port is data port address + 4.

F81804
KB IRQ Channel Select Register — Index 70h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELKIRQ	R/W	LRESET#	1h	Select the IRQ channel for keyboard interrupt.

Mouse IRQ Channel Select Register — Index 72h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELMIRQ	R/W	LRESET#	Ch	Select the IRQ channel for PS/2 mouse interrupt.

PS/2 Swap Register — Index FEh

Bit	Name	R/W	Reset	Default	Description
7	AUTO_SWP_EN	R/W	VBAT	0	Set "1" to enable auto swap function.
6	RE_GEN_INT_EN	R/W	VBAT	0	Set "1" to auto re-generate interrupt every 500ms if interrupt is not serviced.
5	Reserved	R/W	VBAT	0	Reserved
4	KB_MO_SWAP	R/W	VBAT	0	Keyboard Mouse Swap. 0: Keyboard/Mouse is not swapped. 1: Keyboard/Mouse is swapped. This bit could be programmed by user.
3-0	Reserved	R/W	VBAT	1	Reserved

5.14 GPIO Registers (CR06)

GPIO General Register

“-“ Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB	LSB	-	-	-	-	-	-
30	GPIO Device Enable Register	-	-	-	-	-	-	-	0
60	Base Address High Register	0	0	0	0	0	0	0	0
61	Base Address Low Register	0	0	0	0	0	0	0	0
70	GPIO0x IRQ Channel Select Register	-	-	-	-	0	0	0	0
71	GPIO1x IRQ Channel Select Register	-	-	-	-	0	0	0	0
72	GPIO5x IRQ Channel Select Register	-	-	-	-	0	0	0	0
7E	GPIO0x/1x/5x IRQ Share Register	-	-	-	-	0	0	0	0
7F	GPIO0x/1x/5x IRQ Mode Register	0	0	0	0	0	0	0	0

GPIO Device Enable Register — Index 30h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	GPIO_EN	R/W	LRESET#	0	0: disable GPIO I/O port. 1: enable GPIO I/O port.

Base Address High Register — Index 60h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_H	R/W	LRESET#	0h	The MSB of GPIO I/O port address.

Base Address Low Register — Index 61h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_LO	R/W	LRESET#	0h	The LSB of GPIO base address.

F81804
GPIO0x IRQ Channel Select Register — Index 70h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELGPIOIRQ	R/W	LRESET#	0h	Select the IRQ channel for GPIO0x interrupt.

GPIO1x IRQ Channel Select Register — Index 71h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELGP1IRQ	R/W	LRESET#	0h	Select the IRQ channel for GPIO1x interrupt.

GPIO5x IRQ Channel Select Register — Index 72h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELGP5IRQ	R/W	LRESET#	0h	Select the IRQ channel for GPIO5x interrupt.

GPIO0x/1x/5x IRQ Sharing Enable Register — Index 7Eh

Bit	Name	R/W	Reset	Default	Description
7-3	Reserved	-	-	-	Reserved.
2	GP5_IRQ_SHARE	R/W	LRESET#	0	0: GPIO5x IRQ is not sharing with other devices. 1: GPIO5x IRQ is sharing with other devices.
1	GP1_IRQ_SHARE	R/W	LRESET#	0	0: GPIO1x IRQ is not sharing with other devices. 1: GPIO1x IRQ is sharing with other devices.
0	GP0_IRQ_SHARE	R/W	LRESET#	0	0: GPIO0x IRQ is not sharing with other devices. 1: GPIO0x IRQ is sharing with other devices.

F81804
GPIO0x/1x/5x IRQ Sharing Mode Register — Index 7Fh

Bit	Name	R/W	Reset	Default	Description
7-6	Reserved	R/W	LRESET#	0	Reserved
5-4	GP5_IRQ_MODE	R/W	LRESET#	0	GPIO5 IRQ sharing mode: 00: Sharing IRQ active low Level. 01: Sharing IRQ active high edge. 10: Sharing IRQ active high Level. 11: Reserved.
3-2	GP1_IRQ_MODE	R/W	LRESET#	0	GPIO1 IRQ sharing mode: 00: Sharing IRQ active low Level. 01: Sharing IRQ active high edge. 10: Sharing IRQ active high Level. 11: Reserved.
1-0	GP0_IRQ_MODE	R/W	LRESET#	0	GPIO0 IRQ sharing mode: 00: Sharing IRQ active low Level. 01: Sharing IRQ active high edge. 10: Sharing IRQ active high Level. 11: Reserved.

*This bit is effective when IRQ is sharing with another device (for example: GP8_IRQ_SHARE is “1”).

5.14.1 GPIO0x Configuration Registers

Register 0x[HEX]	Register Name	Default Value							
		MSB		LSB					
F0	GPIO0x Output Enable Register	0	0	0	0	0	0	0	0
F1	GPIO0x Output Data Register	0	0	0	0	1	1	1	1
F2	GPIO0x Pin Status Register	-	-	-	-	-	-	-	-
F3	GPIO0x Drive Enable Register	0	0	0	0	0	0	0	0
F4	GPIO0x SMI Enable Register	0	0	0	0	0	0	0	0
F5	GPIO0x SMI Detect Select Register	1	1	1	1	1	1	1	1
F6	GPIO0x SMI Status Register	0	0	0	0	0	0	0	0
F7	GPIO0x Pulse Width Select Register	0	0	0	0	0	0	0	0
F8	GPIO0x Output Mode Register	0	0	0	0	0	0	0	0

GPIO0x Output Enable Register — Index F0h

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R/W	5VSB	0	Reserved
4	GPIO04_OE	R/W	5VSB	0	0: GPIO04 is input. 1: GPIO04 is output.
3-1	Reserved	R/W	5VSB	0	Reserved
0	GPIO00_OE	R/W	5VSB	0	0: GPIO00 is input. 1: GPIO00 is output.

F81804
GPIO0x Output Data Register — Index F1h (This byte could be also written by base address + 6)

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R/W	5VSB	0	Reserved
4	GPIO04_DATA	R/W	5VSB	0	0: GPIO04 outputs 0 when in output mode. 1: GPIO04 outputs 1 when in output mode. In pulse mode, write "1" will generate a pulse and data will auto clear to "0".
3-1	Reserved	R/W	5VSB	1	Reserved
0	GPIO00_DATA	R/W	5VSB	1	0: GPIO00 outputs 0 when in output mode. 1: GPIO00 outputs 1 when in output mode.

GPIO0x Pin Status Register — Index F2h (This byte could be also read by base address + 6)

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R	-	-	Reserved
4	GPIO04_ST	R	-	-	The pin status of GPIO04.
3-1	Reserved	R	-	-	Reserved
0	GPIO00_ST	R	-	-	The pin status of GPIO01.

GPIO0x Drive Enable Register — Index F3h

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R/W	5VSB	0	Reserved
4	GPIO04_DRV_EN	R/W	5VSB	0	GPIO04 Drive Enable. 0: GPIO04 is open drain. 1: GPIO04 is push pull.
3-1	Reserved	R/W	5VSB	0	Reserved
0	GPIO00_DRV_EN	R/W	5VSB	0	GPIO00 Drive Enable. 0: GPIO00 is open drain. 1: GPIO00 is push pull.

F81804
GPIO0x SMI Enable Register — Index F4h

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R/W	5VSB	0	Reserved
4	GPIO04_SMI_EN	R/W	5VSB	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO04_SMI_ST is set.
3-1	Reserved	R/W	5VSB	0	Reserved
0	GPIO00_SMI_EN	R/W	5VSB	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO00_SMI_ST is set.

GPIO0x SMI Detect Select Register — Index F5h

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R/W	5VSB	1	Reserved
4	GPIO04_DET_SEL	R/W	5VSB	1	0: GPIO04 rising edge to set SMI status. 1: GPIO04 falling edge to set SMI status.
3-1	Reserved	R/W	5VSB	1	Reserved
0	GPIO00_DET_SEL	R/W	5VSB	1	0: GPIO00 rising edge to set SMI status. 1: GPIO00 falling edge to set SMI status.

GPIO0x SMI Status Register — Index F6h

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	R/WC	5VSB	0	Reserved
4	GPIO04_SMI_ST	R/WC	5VSB	0	0: No SMI event. 1: A SMI event will set if GPIO04 input is changed. This bit is available in input mode. Write "1" to this bit will clear the status.
3-1	Reserved	R/WC	5VSB	0	Reserved
0	GPIO00_SMI_ST	R/WC	5VSB	0	0: No SMI event. 1: A SMI event will set if GPIO00 input is changed. This bit is available in input mode. Write "1" to this bit will clear the status.

F81804
GPIO0x Pulse Width Select Register — Index F7h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	R/WC	5VSB	00b	Reserved
1-0	GPIO04_PW_SEL	R/WC	5VSB	00b	GPIO04 pulse width select: 00: 500us. 01: 1ms. 10: 20ms. 11: 100ms.

GPIO0x Output Mode Register — Index F8h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	R/WC	5VSB	0	Reserved
1-0	GPIO04_MODE	R/WC	5VSB	0	00: Level mode. 01: Inverted level mode. 10: High pulse mode. 11: Low pulse mode.

5.14.2 GPIO1x Configuration Registers

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
E0	GPIO1x Output Enable Register	0	0	0	0	0	0	0	0
E1	GPIO1x Output Data Register	1	1	1	1	1	1	1	1
E2	GPIO1x Pin Status Register	-	-	-	-	-	-	-	-
E3	GPIO1x Drive Enable Register	0	0	0	0	0	0	0	0
E4	GPIO1x SMI Enable Register	0	0	0	0	0	0	0	0
E5	GPIO1x SMI Detect Select Register	1	1	1	1	1	1	1	1
E6	GPIO1x SMI Status Register	0	0	0	0	0	0	0	0

GPIO1x Output Enable Register — Index E0h

Bit	Name	R/W	Reset	Default	Description
7	GPIO17_OE	R/W	5VSB	0	0: GPIO17 is in input mode. 1: GPIO17 is in output mode.
6	GPIO16_OE	R/W	5VSB	0	0: GPIO16 is in input mode. 1: GPIO16 is in output mode.
5	GPIO15_OE	R/W	5VSB	0	0: GPIO15 is in input mode. 1: GPIO15 is in output mode.
4	GPIO14_OE	R/W	5VSB	0	0: GPIO14 is in input mode. 1: GPIO14 is in output mode.
3	Reserved	R/W	5VSB	0	Reserved
2	GPIO12_OE	R/W	5VSB	0	0: GPIO12 is in input mode. 1: GPIO12 is in output mode.
1-0	Reserved	R/W	5VSB	0	Reserved

F81804
GPIO1x Output Data Register — Index E1h (This byte could be also written by base address + 7)

Bit	Name	R/W	Reset	Default	Description
7	GPIO17_DATA	R/W	5VSB	1	0: GPIO17 outputs 0 when in output mode. 1: GPIO17 outputs 1 when in output mode.
6	GPIO16_DATA	R/W	5VSB	1	0: GPIO16 outputs 0 when in output mode. 1: GPIO16 outputs 1 when in output mode.
5	GPIO15_DATA	R/W	5VSB	1	0: GPIO15 outputs 0 when in output mode. 1: GPIO15 outputs 1 when in output mode.
4	GPIO14_DATA	R/W	5VSB	1	0: GPIO14 outputs 0 when in output mode. 1: GPIO14 outputs 1 when in output mode.
3	Reserved	R/W	5VSB	1	Reserved
2	GPIO12_DATA	R/W	5VSB	1	0: GPIO12 outputs 0 when in output mode. 1: GPIO12 outputs 1 when in output mode.
1-0	Reserved	R/W	5VSB	1	Reserved

GPIO1x Pin Status Register — Index E2h (This byte could be also read by base address + 7)

Bit	Name	R/W	Reset	Default	Description
7	GPIO17_ST	R	-	-	The pin status of GPIO17.
6	GPIO16_ST	R	-	-	The pin status of GPIO16.
5	GPIO15_ST	R	-	-	The pin status of GPIO15.
4	GPIO14_ST	R	-	-	The pin status of GPIO14.
3	Reserved	R	-	-	Reserved
2	GPIO12_ST	R	-	-	The pin status of GPIO12.
1	Reserved	R	-	-	Reserved

F81804
GPIO1x Drive Enable Register — Index E3h

Bit	Name	R/W	Reset	Default	Description
7	GPIO17_DRV_EN	R/W	5VSB	0	0: GPIO17 is open drain in output mode. 1: GPIO17 is push pull in output mode.
6	GPIO16_DRV_EN	R/W	5VSB	0	0: GPIO16 is open drain in output mode. 1: GPIO16 is push pull in output mode.
5	GPIO15_DRV_EN	R/W	5VSB	0	0: GPIO15 is open drain in output mode. 1: GPIO15 is push pull in output mode.
4	GPIO14_DRV_EN	R/W	5VSB	0	0: GPIO14 is open drain in output mode. 1: GPIO14 is push pull in output mode.
3	Reserved	R/W	5VSB	0	Reserved
2	GPIO12_DRV_EN	R/W	5VSB	0	0: GPIO12 is open drain in output mode. 1: GPIO12 is push pull in output mode.
1-0	Reserved	R/W	VBAT	0	Reserved

GPIO1x SMI Enable Register — Index E4h

Bit	Name	R/W	Reset	Default	Description
7	GPIO17_SMI_EN	R/W	5VSB	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO17_SMI_ST is set.
6	GPIO16_SMI_EN	R/W	5VSB	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO16_SMI_ST is set.
5	GPIO15_SMI_EN	R/W	5VSB	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO15_SMI_ST is set.
4	GPIO14_SMI_EN	R/W	5VSB	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO14_SMI_ST is set.
3	Reserved	R/W	5VSB	0	Reserved
2	GPIO12_SMI_EN	R/W	5VSB	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO12_SMI_ST is set.
1-0	Reserved	R/W	5VSB	0	Reserved

F81804
GPIO1x SMI Detect Select Register — Index E5h

Bit	Name	R/W	Reset	Default	Description
7	GPIO17_DET_SEL	R/W	5VSB	1	0: GPIO17 rising edge to set SMI status. 1: GPIO17 falling edge to set SMI status.
6	GPIO16_DET_SEL	R/W	5VSB	1	0: GPIO16 rising edge to set SMI status. 1: GPIO16 falling edge to set SMI status.
5	GPIO15_DET_SEL	R/W	5VSB	1	0: GPIO15 rising edge to set SMI status. 1: GPIO15 falling edge to set SMI status.
4	GPIO14_DET_SEL	R/W	5VSB	1	0: GPIO14 rising edge to set SMI status. 1: GPIO14 falling edge to set SMI status.
3	Reserved	R/W	5VSB	1	Reserved
2	GPIO12_DET_SEL	R/W	5VSB	1	0: GPIO12 rising edge to set SMI status. 1: GPIO12 falling edge to set SMI status.
1-0	Reserved	R/W	5VSB	1	Reserved

GPIO1x SMI Status Register — Index E6h

Bit	Name	R/W	Reset	Default	Description
7	GPIO17_SMI_ST	R/WC	5VSB	0	0: No SMI event. 1: A SMI event will set if GPIO17 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
6	GPIO16_SMI_ST	R/WC	5VSB	0	0: No SMI event. 1: A SMI event will set if GPIO16 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
5	GPIO15_SMI_ST	R/WC	5VSB	0	0: No SMI event. 1: A SMI event will set if GPIO15 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
4	GPIO14_SMI_ST	R/WC	5VSB	0	0: No SMI event. 1: A SMI event will set if GPIO14 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
3	Reserved	R/WC	5VSB	0	Reserved
2	GPIO12_SMI_ST	R/WC	5VSB	0	0: No SMI event. 1: A SMI event will set if GPIO12 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
1-0	Reserved	R/WC	5VSB	0	Reserved

5.14.3 GPIO2x Configuration Registers

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
D0	GPIO2x Output Enable Register	0	0	0	0	0	0	0	0
D1	GPIO2x Output Data Register	1	1	1	1	1	1	1	1
D2	GPIO2x Pin Status Register	-	-	-	-	-	-	-	-

GPIO2x Output Enable Register — Index D0h

Bit	Name	R/W	Reset	Default	Description
7	GPIO27_OE	R/W	VBAT	0	0: GPIO27 is in input mode. 1: GPIO27 is in output mode.
6	GPIO26_OE	R/W	VBAT	0	0: GPIO26 is in input mode. 1: GPIO26 is in output mode.
5	GPIO25_OE	R/W	VBAT	0	0: GPIO25 is in input mode. 1: GPIO25 is in output mode.
4	GPIO24_OE	R/W	VBAT	0	0: GPIO24 is in input mode. 1: GPIO24 is in output mode.
3	GPIO23_OE	R/W	VBAT	0	0: GPIO23 is in input mode. 1: GPIO23 is in output mode.
2	GPIO22_OE	R/W	VBAT	0	0: GPIO22 is in input mode. 1: GPIO22 is in output mode.
1-0	Reserved	R/W	VBAT	0	Reserved

F81804
GPIO2x Output Data Register — Index D1h (This byte could be also written by base address + 8 if GPIO_DEC_RANGE is set to “1”)

Bit	Name	R/W	Reset	Default	Description
7	GPIO27_DATA	R/W	VBAT	1	0: GPIO27 outputs 0 when in output mode. 1: GPIO27 outputs 1 when in output mode.
6	GPIO26_DATA	R/W	VBAT	1	0: GPIO26 outputs 0 when in output mode. 1: GPIO26 outputs 1 when in output mode.
5	GPIO25_DATA	R/W	VBAT	1	0: GPIO25 outputs 0 when in output mode. 1: GPIO25 outputs 1 when in output mode.
4	GPIO24_DATA	R/W	VBAT	1	0: GPIO24 outputs 0 when in output mode. 1: GPIO24 outputs 1 when in output mode.
3	GPIO23_DATA	R/W	VBAT	1	0: GPIO23 outputs 0 when in output mode. 1: GPIO23 outputs 1 when in output mode.
2	GPIO22_DATA	R/W	VBAT	1	0: GPIO22 outputs 0 when in output mode. 1: GPIO22 outputs 1 when in output mode.
1-0	Reserved	R/W	VBAT	1	Reserved

F81804
GPIO2x Pin Status Register — Index D2h (This byte could be also read by base address + 8 if GPIO_DEC_RANGE is set to “1”)

Bit	Name	R/W	Reset	Default	Description
7	GPIO27_ST	R	-	-	The pin status of GPIO27.
6	GPIO26_ST	R	-	-	The pin status of GPIO26.
5	GPIO25_ST	R	-	-	The pin status of GPIO25.
4	GPIO24_ST	R	-	-	The pin status of GPIO24.
3	GPIO23_ST	R	-	-	The pin status of GPIO23.
2	GPIO22_ST	R	-	-	The pin status of GPIO22.
1-0	Reserved	R	-	-	Reserved

5.14.4 GPIO5x Configuration Registers

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
A0	GPIO5x Output Enable Register	0	0	0	0	0	0	0	0
A1	GPIO5x Output Data Register	1	1	1	1	1	1	1	1
A2	GPIO5x Pin Status Register	-	-	-	-	-	-	-	-
A4	GPIO5x SMI Enable Register	0	0	0	0	0	0	0	0
A5	GPIO5x SMI Detect Select Register	1	1	1	1	1	1	1	1
A6	GPIO5x SMI Status Register	0	0	0	0	0	0	0	0

GPIO5x Output Enable Register — Index A0h

Bit	Name	R/W	Reset	Default	Description
7	GPIO57_OE	R/W	3VCC	0	0: GPIO57 is in input mode. 1: GPIO57 is in output mode.
6	GPIO56_OE	R/W	3VCC	0	0: GPIO56 is in input mode. 1: GPIO56 is in output mode.
5	GPIO55_OE	R/W	3VCC	0	0: GPIO55 is in input mode. 1: GPIO55 is in output mode.
4	GPIO54_OE	R/W	3VCC	0	0: GPIO54 is in input mode. 1: GPIO54 is in output mode.
3	GPIO53_OE	R/W	3VCC	0	0: GPIO53 is in input mode. 1: GPIO53 is in output mode.
2	GPIO52_OE	R/W	3VCC	0	0: GPIO52 is in input mode. 1: GPIO52 is in output mode.
1	GPIO51_OE	R/W	3VCC	0	0: GPIO51 is in input mode. 1: GPIO51 is in output mode.
0	GPIO50_OE	R/W	3VCC	0	0: GPIO50 is in input mode. 1: GPIO50 is in output mode.

F81804
GPIO5x Output Data Register — Index A1h (This byte could be also written by base address + 5)

Bit	Name	R/W	Reset	Default	Description
7	GPIO57_DATA	R/W	3VCC	1	0: GPIO57 outputs 0 when in output mode. 1: GPIO57 outputs 1 when in output mode.
6	GPIO56_DATA	R/W	3VCC	1	0: GPIO56 outputs 0 when in output mode. 1: GPIO56 outputs 1 when in output mode.
5	GPIO55_DATA	R/W	3VCC	1	0: GPIO55 outputs 0 when in output mode. 1: GPIO55 outputs 1 when in output mode.
4	GPIO54_DATA	R/W	3VCC	1	0: GPIO54 outputs 0 when in output mode. 1: GPIO54 outputs 1 when in output mode.
3	GPIO53_DATA	R/W	3VCC	1	0: GPIO53 outputs 0 when in output mode. 1: GPIO53 outputs 1 when in output mode.
2	GPIO52_DATA	R/W	3VCC	1	0: GPIO52 outputs 0 when in output mode. 1: GPIO52 outputs 1 when in output mode.
1	GPIO51_DATA	R/W	3VCC	1	0: GPIO51 outputs 0 when in output mode. 1: GPIO51 outputs 1 when in output mode.
0	GPIO50_DATA	R/W	3VCC	1	0: GPIO50 outputs 0 when in output mode. 1: GPIO50 outputs 1 when in output mode.

GPIO5x Pin Status Register — Index A2h (This byte could be also read by base address + 5)

Bit	Name	R/W	Reset	Default	Description
7	GPIO57_ST	R	-	-	The pin status of GPIO57.
6	GPIO56_ST	R	-	-	The pin status of GPIO56.
5	GPIO55_ST	R	-	-	The pin status of GPIO55.
4	GPIO54_ST	R	-	-	The pin status of GPIO54.
3	GPIO53_ST	R	-	-	The pin status of GPIO53.
2	GPIO52_ST	R	-	-	The pin status of GPIO52.
1	GPIO51_ST	R	-	-	The pin status of GPIO51.
0	GPIO50_ST	R	-	-	The pin status of GPIO50.

F81804
GPIO5x SMI Enable Register — Index A4h

Bit	Name	R/W	Reset	Default	Description
7	GPIO57_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO57_SMI_ST is set.
6	GPIO56_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO56_SMI_ST is set.
5	GPIO55_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO55_SMI_ST is set.
4	GPIO54_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO54_SMI_ST is set.
3	GPIO53_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO53_SMI_ST is set.
2	GPIO52_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO52_SMI_ST is set.
1	GPIO51_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO51_SMI_ST is set.
0	GPIO50_SMI_EN	R/W	3VCC	0	0: Disable SMI event. 1: Enable SMI event via PME# or SIRQ if GPIO50_SMI_ST is set.

F81804
GPIO5x SMI Detect Select Register — Index A5h

Bit	Name	R/W	Reset	Default	Description
7	GPIO57_DET_SEL	R/W	3VCC	1	0: GPIO57 rising edge to set SMI status. 1: GPIO57 falling edge to set SMI status.
6	GPIO56_DET_SEL	R/W	3VCC	1	0: GPIO56 rising edge to set SMI status. 1: GPIO56 falling edge to set SMI status.
5	GPIO55_DET_SEL	R/W	3VCC	1	0: GPIO55 rising edge to set SMI status. 1: GPIO55 falling edge to set SMI status.
4	GPIO54_DET_SEL	R/W	3VCC	1	0: GPIO54 rising edge to set SMI status. 1: GPIO54 falling edge to set SMI status.
3	GPIO53_DET_SEL	R/W	3VCC	1	0: GPIO53 rising edge to set SMI status. 1: GPIO53 falling edge to set SMI status.
2	GPIO52_DET_SEL	R/W	3VCC	1	0: GPIO52 rising edge to set SMI status. 1: GPIO52 falling edge to set SMI status.
1	GPIO51_DET_SEL	R/W	3VCC	1	0: GPIO51 rising edge to set SMI status. 1: GPIO51 falling edge to set SMI status.
0	GPIO50_DET_SEL	R/W	3VCC	1	0: GPIO50 rising edge to set SMI status. 1: GPIO50 falling edge to set SMI status.

GPIO5x SMI Status Register — Index A6h

Bit	Name	R/W	Reset	Default	Description
7	GPIO57_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO57 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
6	GPIO56_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO56 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
5	GPIO55_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO55 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
4	GPIO54_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO54 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
3	GPIO53_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO53 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
2	GPIO52_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO52 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.
1	GPIO51_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO51 input is changed. This bit is available in input mode. Write “1” to this bit will clear the status.

F81804

0	GPIO50_SMI_ST	R/WC	3VCC	0	0: No SMI event. 1: A SMI event will set if GPIO50 input is changed. This bit is available in input mode. Write "1" to this bit will clear the status.
---	---------------	------	------	---	--

5.14.5 GPIO6x Configuration Registers

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
90	GPIO6x Output Enable Register	0	0	0	0	0	0	0	0
91	GPIO6x Output Data Register	1	1	1	1	1	1	1	1
92	GPIO6x Pin Status Register	-	-	-	-	-	-	-	-
93	GPIO6x Drive Enable Register	0	0	0	0	0	0	0	0

GPIO6x Output Enable Register — Index 90h

Bit	Name	R/W	Reset	Default	Description
7	GPIO67_OE	R/W	3VCC	0	0: GPIO67 is in input mode. 1: GPIO67 is in output mode.
6	GPIO66_OE	R/W	3VCC	0	0: GPIO66 is in input mode. 1: GPIO65 is in output mode.
5-0	Reserved	R/W	3VCC	0	Reserved

F81804
GPIO6x Output Data Register — Index 91h (This byte could be also written by base address + 4)

Bit	Name	R/W	Reset	Default	Description
7	GPIO67_DATA	R/W	3VCC	1	0: GPIO67 outputs 0 when in output mode. 1: GPIO67 outputs 1 when in output mode.
6	GPIO66_DATA	R/W	3VCC	1	0: GPIO66 outputs 0 when in output mode. 1: GPIO66 outputs 1 when in output mode.
5-0	Reserved	R/W	3VCC	1	Reserved

GPIO6x Pin Status Register — Index 92h (This byte could be also read by base address + 4)

Bit	Name	R/W	Reset	Default	Description
7	GPIO67_ST	R	-	-	The pin status of GPIO67.
6	GPIO66_ST	R	-	-	The pin status of GPIO66.
5-0	Reserved	R	-	-	Reserved

GPIO6x Drive Enable Register — Index 93h

Bit	Name	R/W	Reset	Default	Description
7	GPIO67_DRV_EN	R/W	3VCC	0	0: GPIO67 is open drain in output mode. 1: Reserved.
6	GPIO66_DRV_EN	R/W	3VCC	0	0: GPIO66 is open drain in output mode. 1: GPIO66 is push pull in output mode.
5-0	Reserved	R/W	3VCC	0	Reserved

5.14.6 GPIO7x Configuration Registers

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
80	GPIO7x Output Enable Register	0	0	0	0	0	0	0	0
81	GPIO7x Output Data Register	1	1	1	1	1	1	1	1
82	GPIO7x Pin Status Register	-	-	-	-	-	-	-	-
83	GPIO7x Drive Enable Register	0	0	0	0	0	0	0	0

GPIO7x Output Enable Register — Index 80h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	R/W	3VCC	0	Reserved
0	GPIO70_OE	R/W	3VCC	0	0: GPIO70 is in input mode. 1: GPIO70 is in output mode.

GPIO7x Output Data Register — Index 81h (This byte could be also written by base address + 3)

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	R/W	3VCC	1	Reserved
0	GPIO70_DATA	R/W	3VCC	1	0: GPIO70 outputs 0 when in output mode. 1: GPIO70 outputs 1 when in output mode.

GPIO7x Pin Status Register — Index 82h (This byte could be also read by base address + 3)

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	R	-	-	Reserved
0	GPIO70_ST	R	-	-	The pin status of GPIO70.

GPIO7x Drive Enable Register — Index 83h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	R/W	3VCC	0	Reserved
0	GPIO70_DRV_EN	R/W	3VCC	0	0: GPIO70 is open drain in output mode. 1: GPIO70 is push pull in output mode.

5.14.7 GPIO9x Configuration Registers

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
98	GPIO9x Output Enable Register	0	0	0	0	0	0	0	0
99	GPIO9x Output Data Register	1	1	1	1	1	1	1	1
9A	GPIO9x Pin Status Register	-	-	-	-	-	-	-	-
9B	GPIO9x Drive Enable Register	0	0	0	0	0	0	0	0

GPIO9x Output Enable Register — Index 98h

Bit	Name	R/W	Reset	Default	Description
7	GPIO97_OE	R/W	3VCC	0	0: GPIO97 is in input mode. 1: GPIO96 is in output mode.
6	Reserved	R/W	3VCC	0	Reserved
5	GPIO95_OE	R/W	3VCC	0	0: GPIO95 is in input mode. 1: GPIO95 is in output mode.
4	GPIO94_OE	R/W	3VCC	0	0: GPIO94 is in input mode. 1: GPIO94 is in output mode.
3	GPIO93_OE	R/W	3VCC	0	0: GPIO93 is in input mode. 1: GPIO93 is in output mode.
2	GPIO92_OE	R/W	3VCC	0	0: GPIO92 is in input mode. 1: GPIO92 is in output mode.
1	GPIO91_OE	R/W	3VCC	0	0: GPIO91 is in input mode. 1: GPIO91 is in output mode.
0	Reserved	R/W	3VCC	0	Reserved

F81804
GPIO9x Output Data Register — Index 99h (This byte could be also written by base address + 11 if GPIO_DEC_RANGE is set to “1”)

Bit	Name	R/W	Reset	Default	Description
7	GPIO97_DATA	R/W	3VCC	1	0: GPIO97 outputs 0 when in output mode. 1: GPIO97 outputs 1 when in output mode.
6	Reserved	R/W	3VCC	1	Reserved
5	GPIO95_DATA	R/W	3VCC	1	0: GPIO95 outputs 0 when in output mode. 1: GPIO95 outputs 1 when in output mode.
4	GPIO94_DATA	R/W	3VCC	1	0: GPIO94 outputs 0 when in output mode. 1: GPIO94 outputs 1 when in output mode.
3	GPIO93_DATA	R/W	3VCC	1	0: GPIO93 outputs 0 when in output mode. 1: GPIO93 outputs 1 when in output mode.
2	GPIO92_DATA	R/W	3VCC	1	0: GPIO92 outputs 0 when in output mode. 1: GPIO92 outputs 1 when in output mode.
1	GPIO91_DATA	R/W	3VCC	1	0: GPIO91 outputs 0 when in output mode. 1: GPIO91 outputs 1 when in output mode.
0	Reserved	R/W	3VCC	1	Reserved

F81804
GPIO9x Pin Status Register — Index 9Ah (This byte could be also written by base address + 11 if GPIO_DEC_RANGE is set to “1”)

Bit	Name	R/W	Reset	Default	Description
7	GPIO97_ST	R	-	-	The pin status of GPIO97.
6	Reserved	R	-	-	Reserved
5	GPIO95_ST	R	-	-	The pin status of GPIO95.
4	GPIO94_ST	R	-	-	The pin status of GPIO94.
3	GPIO93_ST	R	-	-	The pin status of GPIO93.
2	GPIO92_ST	R	-	-	The pin status of GPIO92.
1	GPIO91_ST	R	-	-	The pin status of GPIO91.
0	Reserved	R	-	-	Reserved

GPIO9x Drive Enable Register — Index 9Bh

Bit	Name	R/W	Reset	Default	Description
7	GPIO97_DRV_EN	R/W	3VCC	0	0: GPIO97 is open drain in output mode. 1: GPIO97 is push pull in output mode.
6	Reserved	R/W	3VCC	0	Reserved
5	GPIO95_DRV_EN	R/W	3VCC	0	0: GPIO95 is open drain in output mode. 1: GPIO95 is push pull in output mode.
4	GPIO94_DRV_EN	R/W	3VCC	0	0: GPIO94 is open drain in output mode. 1: GPIO94 is push pull in output mode.
3	GPIO93_DRV_EN	R/W	3VCC	0	0: GPIO93 is open drain in output mode. 1: GPIO93 is push pull in output mode.
2	GPIO92_DRV_EN	R/W	3VCC	0	0: GPIO92 is open drain in output mode. 1: GPIO92 is push pull in output mode.
1	GPIO91_DRV_EN	R/W	3VCC	0	0: GPIO91 is open drain in output mode. 1: GPIO91 is push pull in output mode.
0	Reserved	R/W	3VCC	0	Reserved

5.15 WDT Device Configuration Registers (LDN CR07)

"-" Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
30	WDT Device Enable Register	-	-	-	-	-	-	-	0
60	Base Address High Register	0	0	0	0	0	0	0	0
61	Base Address Low Register	0	0	0	0	0	0	0	0
F0	WDT Output Enable Register	0	-	-	-	-	-	-	-
F5	WDT Control Register	0	0	0	0	0	0	0	0
F6	WDT Timer Register	0	0	0	0	0	0	0	0
FA	WDT PME Enable Register	-	0	0	-	-	-	-	0

WDT Device Base Address Enable Register — Index 30h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	WDT_EN	R/W	LRESET#	0	0: disable WDT base address. 1: enable WDT base address.

Base Address High Register — Index 60h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_HI	R/W	LRESET#	00h	The MSB of WDT base address.

Base Address Low Register — Index 61h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_LO	R/W	LRESET#	00h	The LSB of WDT base address.

F81804
WDT Control Configuration Register — Index F5h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	--		--	Reserved.
6	WDTMOUT_STS	R/W	5VSB	0	If watchdog timeout event is occurred, this bit will be set to 1. Write a 1 to this bit will clear it to 0.
5	WD_EN	R/W	5VSB	0	If this bit is set to 1, the counting of watchdog time is enabled.
4	WD_PULSE	R/W	5VSB	0	Select output mode (0: level, 1: pulse) of WDTRST# by setting this bit.
3	WD_UNIT	R/W	5VSB	0	Select time unit (0: 1sec, 1: 60 sec) of watchdog timer by setting this bit.
2	WD_HACTIVE	R/W	5VSB	0	Select output polarity of WDTRST# (1: high active, 0: low active) by setting this bit.
1-0	WD_PSWIDTH	R/W	5VSB	00b	Select output pulse width of WDTRST# 0: 1 ms 1: 25 ms 2: 125 ms 3: 5 sec

WDT Timer Configuration Register — Index F6h

Bit	Name	R/W	Reset	Default	Description
7-0	WD_TIME	R/W	3VCC	0h	Time of watchdog timer (0~255)

F81804
WDT PME Enable Configuration Register — Index FAh

Bit	Name	R/W	Reset	Default	Description
7	WDT_PME	R	5VSB	-	The PME Status. This bit will be set when WDT_PME_EN is set and the watchdog timer is 1 unit before time out (or time out).
6	WDT_PME_EN	R/W	5VSB	0	0: Disable Watchdog PME. 1: enable Watchdog PME.
5	Reserved	-		-	Reserved
4	WDT_CLK_SEL	R/W	5VSB	1	WDT Clock Source Select 0: Internal Clock. (No CLKIN is needed) 1: External clock derived by CLKIN. (more accurate)
3-1	Reserved	-		-	Reserved
0	WDOUT_EN	R/W	VBAT	0	0: disable Watchdog time out output via WDTRST#. 1: enable Watchdog time out output via WDTRST#.

F81804

5.16 PME, ACPI and ERP Device Configuration Registers (LDN CR0A)

"-" Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
30	PME Device Enable Register	-	-	-	-	-	-	-	0
E0	ERP Enable Register	0	0	0	0	0	0	0	0
E1	ERP Control Register 1	-	-	0	0	1	1	0	0
E2	ERP Control Register 2	1	0	0	0	1	1	0	0
E3	ERP PWSIN De-bounce Register	0	0	0	1	0	0	1	1
E4	ERP RSMRST De-bounce Register	0	0	0	0	1	0	0	1
E5	ERP PWSOUT De-bounce Register	1	1	0	0	0	1	1	1
E6	ERP PS_ON De-bounce Register	0	0	0	0	1	0	0	1
E7	ERP Deep S5 Delay Register	0	1	1	0	0	0	1	1
E8	ERP Wakeup Enable Register	0	0	0	0	0	0	0	0
E9	ERP Deep S3 Delay Register	0	0	0	0	1	1	1	1
EC	ERP Mode Select Register	0	0	0	1	0	1	0	0
ED	ERP WDT Control Register	-	-	-	-	-	-	0	0
EE	ERP WDT Timer	0	0	0	0	0	0	0	0
F0	PME Event Enable 1 Register	0	0	0	0	0	0	0	-
F1	PME Event Status 1 Register	-	-	-	-	-	-	-	-
F2	PME Event Enable 2 Register	0	0	0	0	0	0	0	0
F3	PME Event Status 2 Register	-	-	-	-	-	-	-	-
F4	ACPI Control Register 1	0	0	0	0	0	1	1	1
F5	ACPI Control Register 2	0	0	0	1	1	1	-	-
F6	ACPI Control Register 3	0	0	0	0	0	0	0	0
F8	LED VCC Control Register	0	0	0	0	0	0	0	0
F9	LED VSB Control Register	0	0	0	0	0	0	0	0
FA	LED Additional Control Register	0	0	0	0	0	0	0	0
FB	GPIO PME Enable Register	-	-	-	-	0	0	0	0
FC	DSW Delay Register	-	-	0	0	0	1	1	1

May 2020
V 0.21P

F81804

FD	ACPI Control Register 4	0	0	0	0	0	0	0
FE	RI De-bounce Register	-	-	-	-	-	0	0

PME Device Enable Register — Index 30h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	PME_EN	R/W	5VSB	0	PME global enable register. 0: disable PME. 1: enable PME.

ERP Enable Register — Index E0h

Bit	Name	R/W	Reset	Default	Description
7	ERP_EN	R/W	VBAT	0	0 : disable ERP function 1: enable ERP function
6	S3_BACK	R/W	VBAT	0	This bit will be set "1" when the system is back from S3 state.
5-2	Reserved	R/W	VBAT	0	Reserved
1	ERP_PME_EN	R/W	VBAT	0	PME event enable. 0: disable PME event. 1: enable PME event, when wakeup event is detected.
0	ERP_PWSOUT_EN	R/W	VBAT	0	PWSOUT# event enable. This bit has no function when ERP_PME_EN is set. 0: disable PWSOUT# event. 1: enable PWSOUT# event, when wakeup event is detected.

F81804
ERP Control Register 1 — Index E1h

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	-	-	-	Reserved
4	S3 _ ERP_CTRL0#_DIS	R/W	VBAT	0	If clear to "0" ERP_CTRL0# will output Low when S3 state. Else If set to "1" ERP_CTRL0# will output High when S3 state.
3	Reserved	-	-	-	Reserved
2	S5 _ ERP_CTRL0#_DIS	R/W	VBAT	1	If clear to "0" ERP_CTRL0# will output Low when S5 state. Else If set to "1" ERP_CTRL0# will output High when S5 state.
1	Reserved	-	-	-	Reserved
0	AC_ ERP_CTRL0#_DIS	R/W	VBAT	0	If clear to "0" ERP_CTRL0# will output Low when after AC lost. Else If set to "1" ERP_CTRL0# will output High when after AC lost.

ERP Control Register 2 — Index E2h

Bit	Name	R/W	Reset	Default	Description
7	AC_LOST	R	5VSB	1	This bit is AC lost status and writes 1 to this bit will clear it.
6-5	Reserved	-	-	-	Reserved
4	ERP_CTRL_EN[0]	R/W	VBAT	0	0: Disable ERP_CTRL0# assert RSMRST low 1: Enable ERP_CTRL0# assert RSMRST low
3-2	Reserved	R/W	VBAT	1	Reserved
1	RSMRST_DET_5V_N	R/W	VBAT	0	Device detects 5VSB power ok (4.4V) and VSB3V_IN become high, and after ~50ms de-bounce time RSMRST will become high. But when user set this bit to 1. RSMRST will not check 5VSB power ok.
0	Reserved	R	VBAT	0	Dummy register.

ERP PWSIN De-bounce Register — Index E3h

Bit	Name	R/W	Reset	Default	Description
7-0	PWSIN_DEB_TIME	R/W	VBAT	13h	PWSIN# pin input de-bounce time. The unit is 1ms, default is 20ms.

F81804
ERP RSMRST De-bounce Register — Index E4h

Bit	Name	R/W	Reset	Default	Description
7-0	RSMRST_DEB_TIME	R/W	VBAT	9h	RSMRST internal de-bounce time. The unit is 1ms and default is 10ms.

ERP PWSOUT Pulse Width Register — Index E5h

Bit	Name	R/W	Reset	Default	Description
7-0	PWSOUT_PW	R/W	VBAT	C7h	PWSOUT output pulse width. The unit is 1ms and default is 200ms.

ERP PS_ON De-bounce Register — Index E6h

Bit	Name	R/W	Reset	Default	Description
7-0	PSON_DEB_TIME	R/W	VBAT	09h	PS_ON# pin input de-bounce time. The unit is 1ms, default is 10ms.

ERP Deep S5 Delay Register — Index E7h

Bit	Name	R/W	Reset	Default	Description
7-0	DS5_DELAY_TIME	R/W	VBAT	63h	The delay time from S5 state to deep S5 state. The unit is 64ms and default is 6.4 sec. Set "0" to disable Deep S5 delay state.

ERP Wakeup Enable Register — Index E8h

Bit	Name	R/W	Reset	Default	Description
7	RI2_WAKEUP_EN	R/W	VBAT	0	Set this bit to enable RI2#, PME# event to wakeup system.
6	Reserved	R/W	VBAT	0	Dummy register.
5	RI1_WAKEUP_EN	R/W	VBAT	0	Set this bit to enable RI1#, PME# event to wakeup system.
4	RING_WAKEUP_EN	R/W	VBAT	1	Set this bit to enable EVENT_IN# event to wakeup system.
3	GP_WAKEUP_EN	R/W	VBAT	0	Set this bit to enable GPIO event to wakeup system.
2	TMOUT_WAKEUP_EN	R/W	VBAT	0	Set this bit to enable Timeout event to wakeup system.
1	MO_WAKEUP_EN	R/W	VBAT	0	Set this bit to enable Mouse event to wakeup system.
0	KB_WAKEUP_EN	R/W	VBAT	0	Set this bit to enable Keyboard event to wakeup system.

F81804
ERP Deep S3 Delay Register — Index E9h

Bit	Name	R/W	Reset	Default	Description
7-0	DS3_DELAY_TIME	R/W	VBAT	Fh	The delay time from S3 state to deep S3 state. The unit is 64ms and default is 1.024 sec. Set "0" to disable Deep S3 delay state.

ERP Mode Select Register — Index ECh

Bit	Name	R/W	Reset	Default	Description
7-6	ERP_MODE	R/W	VBAT	0	00: Fintek G3' mode. 01: Intel DSW + Fintek G3' mode. 10: Reserved. 11: Intel DSW mode.
5	Reserved	-	-	-	Reserved
4	SOFT_START_EN	R/W	VBAT	1	0: disable ERP soft start. 1: enable ERP soft start.
3-2	SOFT_START_RATE	R/W	VBAT	1h	The soft start rate for ERP_CTRL# turn off to fully turn-on. 00: 25.6ms 01: 51.2ms. 10: 128ms. 11: 256ms.
1-0	Reserved	-	-	-	Reserved

ERP WDT Control Register — Index EDh

Bit	Name	R/W	Reset	Default	Description
7-6	ERP_WD_TIME [11:10]	R/W	VBAT	-	Bit 11 and 10 of WDT_TIME
5	Reserved	R	-	-	Reserved.
4	ERP_WDTMOUT_STATUS	R	VBAT	-	ERP watchdog timer timeout status. Write 1 to clear.
3-2	ERP_WD_TIME [9:8]	R/W	VBAT	-	Bit 9 and 8 of WDT_TIME
1	WD_UNIT	R/W	VBAT	0	0: unit of WD_TIME is 1 sec. 1: unit of WD_TIME is 1 minute.

F81804

0	WD_EN	R/W	VBAT	0	Enable ERP watchdog timer.
---	-------	-----	------	---	----------------------------

ERP WDT Time Register — Index EEh

Bit	Name	R/W	Reset	Default	Description
7-0	WD_TIME[7:0]	R/W	VBAT	0	ERP watchdog timer count time register. Start to count down when WD_EN is set. When reaching 0, WD_EN will auto clear and WD_TMOUT is set. A wakeup event will assert if enabled

PME Event Enable Register — Index F0h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved
6	WDT_PME_EN	R/W	5VSB	0	WDT PME event enable. 0: disable WDT PME event. 1: enable WDT PME event.
5	GP_PME_EN	R/W	5VSB	0	GPIO PME event enable. 0: disable GPIO PME event. 1: enable GPIO PME event.
4	MO_PME_EN	R/W	5VSB	0	Mouse PME event enable. 0: disable mouse PME event. 1: enable mouse PME event.
3	KB_PME_EN	R/W	5VSB	0	Keyboard PME event enable. 0: disable keyboard PME event. 1: enable keyboard PME event.
2	HM_PME_EN	R/W	5VSB	0	Hardware monitor PME event enable. 0: disable hardware monitor PME event. 1: enable hardware monitor PME event.
1	PRT_PME_EN	R/W	5VSB	0	Parallel port PME event enable. 0: disable parallel port PME event. 1: enable parallel port PME event.
0	Reserved	-	-	-	Reserved.

PME Event Status 1 Register — Index F1h

Bit	Name	R/W	Reset	Default	Description
7	ERP_PME_ST	R/WC	5VSB	-	ERP PME event status. 0: ERP has no PME event. 1: ERP has a PME event to assert. Write 1 to clear to be ready for next PME event.
6	WDT_PME_ST	R/WC	5VSB	-	WDT PME event status. 0: WDT has no PME event. 1: WDT has a PME event to assert. Write 1 to clear to be ready for next PME event.
5	GP_PME_ST	R/WC	5VSB	-	GPIO PME event status. 0: GPIO has no PME event. 1: GPIO has a PME event to assert. Write 1 to clear to be ready for next PME event.
4	MO_PME_ST	R/WC	5VSB	-	Mouse PME event status. 0: Mouse has no PME event. 1: Mouse has a PME event to assert. Write 1 to clear to be ready for next PME event.
3	KB_PME_ST	R/WC	5VSB	-	Keyboard PME event status. 0: Keyboard has no PME event. 1: Keyboard has a PME event to assert. Write 1 to clear to be ready for next PME event.
2	HM_PME_ST	R/WC	5VSB	-	Hardware monitors PME event status. 0: Hardware monitor has no PME event. 1: Hardware monitor has a PME event to assert. Write 1 to clear to be ready for next PME event.
1	PRT_PME_ST	R/WC	5VSB	-	Parallel port PME event status. 0: Parallel port has no PME event. 1: Parallel port has a PME event to assert. Write 1 to clear to be ready for next PME event.
0	Reserved	-	-	-	Reserved.

F81804
PME Event Enable 2 Register — Index F2h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	5VSB	0	Reserved
6	RI1_PME_EN	R/W	5VSB	0	RI1# PME event enable. 0: disable RI1# PME event. 1: enable RI1# PME event.
5	UR2_PME_EN	R/W	5VSB	0	UART2 PME event enable. 0: disable UART2 PME event. 1: enable UART2 PME event.
4-1	Reserved	R/W	5VSB	0	Reserved
0	UART1_PME_EN	R/W	5VSB	0	UART 1 PME event enable. 0: disable UART 1 PME event. 1: enable UART 1 PME event.

PME Event Status 2 Register — Index F3h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/WC	5VSB	-	Reserved
6	RI1_PME_ST	R/WC	5VSB	-	RI1# PME event status. 0: RI1# has no PME event. 1: RI1# has a PME event to assert. Write 1 to clear to be ready for next PME event.
5	UART2_PME_ST	R/WC	5VA	-	UART2 PME event status. 0: UART2 has no PME event. 1: UART2 has a PME event to assert. Write 1 to clear to be ready for next PME event.
4-1	Reserved	R/WC	5VA	-	Reserved
0	UART1_PME_ST	R/WC	5VSB	-	UART 1 PME event status. 0: UART 1 has no PME event. 1: UART 1 has a PME event to assert. Write 1 to clear to be ready for next PME event.

F81804
ACPI Control Register 1 — Index F4h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	VBAT	0	Reserved for Fintek test mode.
6	LAST_ST_MODE	R/W	VBAT	0	0: Last state is sampled by PWROK and RSMRST#. 1: Last state is sampled 1 second before AC lost.
5	EN_GPWAKEUP	R/W	VBAT	0	Set one to enable GPIO SMI event asserted via PWSOUT#.
4	EN_KBWAKEUP	R/W	VBAT	0	Set one to enable keyboard wakeup event asserted via PWSOUT#.
3	EN_MOWAKEUP	R/W	VBAT	0	Set one to enable mouse wakeup event asserted via PWSOUT#.
2-1	PWRCTRL	R/W	VBAT	11	The ACPI Control the PS_ON# to always on or always off or keep last state 00 : keep last state 10 : Always on 01 : Bypass mode. 11: Always off
0	VSB_PWR_LOSS	R/WC	5VSB	1	When 5VSB power is lost, it will set to 1, and write 1 to clear it

ACPI Control Register 2 — Index F5h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	5VSB	0	Reserved for future use.
6-5	PWROK_DELAY	R/W	5VSB	00b	The additional PWROK delay. 00: no delay (default) 01: 100ms. 10: 200ms 11: 400ms.
4-3	VDD_DELAY	R/W	5VSB	11b	The PWROK delay timing from VDD3VOK by following setting 00 : 100ms 01 : 200ms 10 : 300ms 11 : 400ms (default)
	Reserved	-	-	-	Reserved.

F81804
ACPI Control Register 3 — Index F6h

Bit	Name	R/W	Reset	Default	Description
7	S3_SEL	R/W	5VSB	0	Select the KBC S3 condition source. 0: Enter S3 state when internal 3VCCOK signal is de-asserted. 1: Enter S3 state when S3# is low or the TS3 register is set to 1.
6	PSON_DEL_EN	R/W	5VSB	0	0: PS_ON# is the inverted of S3# signal. 1: PS_ON# will sink low only if the time after the last turn-off elapse at least 4 seconds.
5-4	Reserved	R/W	5VSB	0	Reserved for future use.
3	WDT_PWROK_EN	R/W	5VSB	0	Set "1" to enable WDTRST# via PWROK.
2-0	Reserved	R/W	5VSB	0	Reserved for future use.

LED Control Register 1 — Index F8h

Bit	Name	R/W	Reset	Default	Description
7	LED_VCC_INV_DIS	R/W	VBAT	0	Invert LED_VCC clock output.
6	LED_VCC_DS3	R/W	VBAT	0	Enable LED_VCC deep S3 mode. LED_VCC will output 0.25Hz clock with 75% duty when enter deep S3 state.
5-4	LED_VCC_S5_MODE	R/W	VBAT	0	Select LED_VCC mode in S5 state. The mode is controlled by {LED_VCC_S5_ADD, LED_VCC_S5_MODE} 000: Sink low. 001: Tri-state. 010: 0.5Hz clock. 011: 1Hz clock. 100: 0.125Hz clock with 50% duty. 101: 0.25Hz clock with 50% duty. 110: 0.125Hz clock with 75% duty. 111: 0.25Hz clock with 75% duty.

F81804

3-2	LED_VCC_S3_MODE	R/W	VBAT	0	Select LED_VCC mode in S3 state. The mode is controlled by {LED_VCC_S3_ADD, LED_VCC_S3_MODE} 000: Sink low. 001: Tri-state. 010: 0.5Hz clock. 011: 1Hz clock. 100: 0.125Hz clock with 50% duty. 101: 0.25Hz clock with 50% duty. 110: 0.125Hz clock with 75% duty. 111: 0.25Hz clock with 75% duty.	
1-0	LED_VCC_S0_MODE	R/W	VBAT	0	Select LED_VCC mode in S0 state. The mode is controlled by {LED_VCC_S0_ADD, LED_VCC_S0_MODE} 000: Sink low. 001: Tri-state. 010: 0.5Hz clock. 011: 1Hz clock. 100: 0.125Hz clock with 50% duty. 101: 0.25Hz clock with 50% duty. 110: 0.125Hz clock with 75% duty. 111: 0.25Hz clock with 75% duty.	

LED Control Register 2 — Index F9h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	-	-	-	Reserved
6	LED_VSB_DS3	R/W	VBAT	0	0: Disable LED_VSB deep S3 mode. 1: Enable LED_VSB deep S3 mode. Output 0.25HZ clock with 25% duty.
5-4	LED_VSB_S5_MODE	R/W	VBAT	00	The three bits {LED_VSB_S5_MODE_ADD, LED_VSB_S5_MODE [1:0]} select the LED_VSB mode in S5 state. 000: Sink low. 001: Tri-state or drive high control by GPIO10_DRV_EN. 010: 0.5Hz clock with 50% duty. 011: 1Hz clock with 50% duty. 100: 0.125Hz clock with 50% duty. 101: 0.25Hz clock with 50% duty.* 110: 0.125Hz clock with 25% duty.* 111: 0.25Hz clock with 25% duty.*
3-2	LED_VSB_S3_MODE	R/W	VBAT	00	The three bits {LED_VSB_S3_MODE_ADD, LED_VSB_S3_MODE [1:0]} select the LED_VSB mode in S3 state. 000: Sink low. 001: Tri-state or drive high control by GPIO10_DRV_EN. 010: 0.5Hz clock with 50% duty. 011: 1Hz clock with 50% duty. 100: 0.125Hz clock with 50% duty. 101: 0.25Hz clock with 50% duty.* 110: 0.125Hz clock with 25% duty.* 111: 0.25Hz clock with 25% duty.*

F81804

1-0	LED_VSB_S0_MODE	R/W	VBAT	00	The three bits {LED_VSB_S0_MODE_ADD, LED_VSB_S0_MODE [1:0]} select the LED_VSB mode in S0 state. 000: Sink low. 001: Tri-state or drive high control by GPIO10_DRV_EN. 010: 0.5Hz clock with 50% duty. 011: 1Hz clock with 50% duty. 100: 0.125Hz clock with 50% duty. 101: 0.25Hz clock with 50% duty. 110: 0.125Hz clock with 25% duty.* 111: 0.25Hz clock with 25% duty.*
-----	-----------------	-----	------	----	--

LED Control Register 3 — Index FAh

Bit	Name	R/W	Reset	Default	Description
7	LED_VSB_DRV_EN	R/W	VBAT	0	0: LED_VSB is open drain. 1: LED_VSB is push-pull.
6	LED_VSB_S5_MODE_ADD	R/W	VBAT	0	Refer to LED_VSB_S5_MODE.
5	LED_VSB_S3_MODE_ADD	R/W	VBAT	0	Refer to LED_VSB_S3_MODE.
4	LED_VSB_S0_MODE_ADD	R/W	VBAT	0	Refer to LED_VSB_S0_MODE.
3	LED_VCC_DRV_EN	R/W	VBAT	0	0: LED_VCC is open drain. 1: LEC_VCC is push-pull.
2	LED_VCC_S5_MODE_ADD	R/W	VBAT	0	Refer to LED_VCC_S5_MODE.
1	LED_VCC_S3_MODE_ADD	R/W	VBAT	0	Refer to LED_VCC_S3_MODE.
0	LED_VCC_S0_MODE_ADD	R/W	VBAT	0	Refer to LED_VCC_S0_MODE.

F81804
GPIO PME Register — Index FBh

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/WC	5VSB	-	Reserved
6	GPIO5_PME_ST	R/WC	5VSB	-	GPIO5 PME event status. 0: GPIO5 has no PME event. 1: GPIO5 has a PME event to assert. Write 1 to clear to be ready for next PME event.
5	GPIO1_PME_ST	R/WC	5VSB	-	GPIO1 PME event status. 0: GPIO1 has no PME event. 1: GPIO1 has a PME event to assert. Write 1 to clear to be ready for next PME event.
4	GPIO0_PME_ST	R/WC	5VSB	-	GPIO0 PME event status. 0: GPIO0 has no PME event. 1: GPIO0 has a PME event to assert. Write 1 to clear to be ready for next PME event.
3	Reserved	R/W	5VSB	0	Reserved
2	GPIO5_PME_EN	R/W	5VSB	0	GPIO5 PME event enable. 0: disable GPIO5 PME event. 1: enable GPIO5 PME event.
1	GPIO1_PME_EN	R/W	5VSB	0	GPIO1 PME event enable. 0: disable GPIO1 PME event. 1: enable GPIO1 PME event.
0	GPIO0_PME_EN	R/W	5VSB	0	GPIO0 PME event enable. 0: disable GPIO0 PME event. 1: enable GPIO0 PME event.

DSW Delay Register — Index FCh

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved
3-0	Reserved	R/W	5VSB	7h	Reserved.

F81804
ACPI Control Register 4 — Index FDh

Bit	Name	R/W	Reset	Default	Description
7	BOOT_FAIL_PD_DIS	R/W	VBAT	0	Set "1" to disable power down when boot fail.
6	PWSIN_4S_PD_EN	R/W	VBAT	0	Set "1" to enable power down by pressing PWSIN# over 4 second.
5-0	Reserved	R/W	VBAT	0	Reserved for future use.

RI De-bounce Select Register — Index FEh

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	-	-	-	Reserved
1-0	RI_DB_SEL	R/W	5VSB	0	Select RI# de-bounce time. 00: reserved. 01: 200us. 10: 2ms. 11: 20ms.

F81804

5.17 SPI Master Device Configuration Registers (LDN CR0F)

"-“Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB		LSB					
F1	Write Register	0	0	0	0	0	0	0	0
F2	Continuous Write Register	0	0	0	0	0	0	0	0
F3	SPI Status Register	0	-	-	-	-	0	0	0
F4	SPI Read Data	0	0	0	0	0	0	0	0
F5	SPI Control Register	0	0	0	0	0	0	0	0
F6	SPI Clock Divisor	0	0	0	0	0	0	1	1

Write Register — Index F1h

Bit	Name	R/W	Reset	Default	Description
7-0	WR_DATA	R/W	5VSB	0	<p>Write this bit will</p> <ol style="list-style-type: none"> Set SPI_WR_STS, Assert CS#. 8-bit clock with the written data. De-assert CS#.

Continuous Write Register — Index F2h

Bit	Name	R/W	Reset	Default	Description
7-0	CONT_WR_DATA	R/W	5VSB	0	<p>Write this bit will</p> <ol style="list-style-type: none"> Set SPI_CONT_WR_STS. Assert CS#. 8-bit clock with the written data. Keep asserting CS#.

SPI Status Register — Index F3h

Bit	Name	R/W	Reset	Default	Description
7	Reserved	R/W	5VSB	0h	Dummy register for future use.
6-3	Reserved	-	5VSB	-	Reserved.
2	SPI_END	R/WC	5VSB	0	This bit is set when the command is finished. Write "1" to clear this bit.
1	SPI_CONT_WR_STS	R	5VSB	0	This bit is set when the CONT_WR_DATA is written and auto clear after data is sent.
0	SPI_WR_STS	R	5VSB	0	This bit is set when WR_DATA is written and auto clear after data is sent.

SPI Read Data Register — Index F4h

Bit	Name	R/W	Reset	Default	Description
7-0	SPI_Read	R/W	5VSB	0h	The read data of SPI.

SPI Control Register — Index F5h

Bit	Name	R/W	Reset	Default	Description
7	SPI_CS_DIS	R/W	5VSB	0h	Set "1" to disable SPI_CS#.
6-2	Reserved	R/W	5VSB	0h	Dummy register for future use.
1	CPHA	R/W	5VSB	0h	0: Trailing edge to transmit data. 1: Leading edge to transmit data.
0	CPOL	R/W	5VSB	0h	0: SPI_CLK hold on low. 1: SPI_CLK hold on high.

SPI Clock Divisor Register — Index F6h

Bit	Name	R/W	Reset	Default	Description
7-0	CLK_DIV	R/W	5VSB	0h	SPI_CLK divisor. SPI_CLK is calculated by 48MHz/(CLK_DIV+1)

5.18 UART1 Device Configuration Registers (LDN CR10)

“-“Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
30	UART1 Device Enable Register	-	-	-	-	-	-	-	1
60	UART1 Base Address High Register	0	0	0	0	0	0	1	1
61	UART1 Base Address Low Register	1	1	1	1	1	0	0	0
70	UART1 IRQ Channel Select Register	-	-	-	-	0	1	0	0
F0	UART1 IRQ Share Register	0	0	0	0	-	-	0	0
F2	UART1 Clock Source Select Register	-	-	-	-	-	-	0	0
F4	UART1 9-bit Mode Slave Address Register	0	0	0	0	0	0	0	0
F5	UART1 9-bit Mode Slave Address Mask Register	0	0	0	0	0	0	0	0
F6	UART1 FIFO Select Register	0	0	0	0	0	0	0	0
F7	UART1 Auto Flow Control Register 1	0	0	0	0	0	0	0	0
F8	UART1 Auto Flow Control Register 2	0	0	0	0	0	0	0	0
FE	UART1 LED Enable Register	-	-	-	-	-	-	0	0
FF	UART1 9-bit Mode Broadcast Address Register	1	1	1	1	1	1	1	1

UART1 Device Enable Register — Index 30h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	COM1_EN	R/W	LRESET#	1	0: disable UART 1 I/O Port. 1: enable UART 1 I/O Port.

UART1 Base Address High Register — Index 60h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_HI	R/W	LRESET#	03h	The MSB of UART 1 base address.

F81804
UART1 Base Address Low Register — Index 61h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_LO	R/W	LRESET#	F8h	The LSB of UART 1 base address.

UART1 IRQ Channel Select Register — Index 70h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELUR1IRQ	R/W	LRESET#	4h	Select the IRQ channel for UART 1.

UART1 IRQ Share Register — Index F0h

Bit	Name	R/W	Reset	Default	Description
7	9BIT_MODE	R/W	LRESET#	0	0: normal UART function 1: enable 9-bit mode (multi-drop mode). In the 9-bit mode, the parity bit becomes the address/data bit.
6	AUTO_ADDR	R/W	LRESET#	0	This bit works only in 9-bit mode. 0: the SM2 bit will be cleared by host, so that data could be received. 1: the SM2 bit will be cleared by hardware according to the sent address and the given address (or broadcast address derived by SADDR and SADEN)
5	RS485_INV	R/W	LREST#	0	Invert RTS# if RS485_EN is set.
4	RS485_EN	R/W	LRESET#	0	0: RS232 driver. 1: RS485 driver. RTS# is driven high automatically when transmitting data, otherwise is kept low.
3-2	Reserved	-	-	-	Reserved.

F81804

					IRQ_MODE1 (UART1 FIFO Select Register — Index F6h, bit3) and IRQ_MODE0 will select the UART1 interrupt mode if IRQ sharing is enabled. 00: Sharing IRQ active low-Level mode. 01: Sharing IRQ active high edge mode. 10: Sharing IRQ active high-Level mode. 11: Reserved. This bit is effective at IRQ is sharing with the other device (IRQ_SHARE, bit 1).
1	IRQ_MODE0	R/W	LRESET#	0	0: IRQ is not sharing with the other device. 1: IRQ is sharing with the other device.

UART1 Clock Register — Index F2h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	-	-	-	Reserved.
1-0	UART1_CLK_SEL	R/W	LRESET#	0	Select the clock source for UART1. 00: 1.8432MHz. 01: 18.432MHz. 10: 24MHz. 11: 14.769MHz.

F81804
UART1 9bit-mode Slave Address Register — Index F4h

Bit	Name	R/W	Reset	Default	Description								
7-0	SADDR	R/W	LRESET#	00h	<p>This byte accompanying with SADEN will determine the given address and broadcast address in 9-bit mode. The UART will response to both given and broadcast address.</p> <p>Following description determines the given address and broadcast address:</p> <ol style="list-style-type: none"> 1. given address: If bit n of SADEN is "0", then the corresponding bit of SADDR is don't care. 2. broadcast address: If bit n of ORed SADDR and SADEN is "0", don't care that bit. The remaining bit which is "1" is compared to the received address. <p>Ex.</p> <table border="1"> <tr> <td>SADDR</td><td>0101_1100b</td></tr> <tr> <td>SADEN</td><td>1111_1001b</td></tr> <tr> <td>Given Address</td><td>0101_1xx0b</td></tr> <tr> <td>Broadcast Address</td><td>1111_11x1b</td></tr> </table>	SADDR	0101_1100b	SADEN	1111_1001b	Given Address	0101_1xx0b	Broadcast Address	1111_11x1b
SADDR	0101_1100b												
SADEN	1111_1001b												
Given Address	0101_1xx0b												
Broadcast Address	1111_11x1b												

F81804
UART1 9bit-mode Slave Address Mask Register — Index F5h

Bit	Name	R/W	Reset	Default	Description								
7-0	SADEN	R/W	LRESET#	00h	<p>This byte accompanying with SADDR will determine the given address and broadcast address in 9-bit mode. The UART will response to both given and broadcast address.</p> <p>Following description determines the given address and broadcast address:</p> <ul style="list-style-type: none"> 3. given address: If bit n of SADEN is "0", then the corresponding bit of SADDR is don't care. 4. broadcast address: If bit n of ORed SADDR and SADEN is "0", don't care that bit. The remaining bit which is "1" is compared to the received address. <p>Ex.</p> <table border="1"> <tr> <td>SADDR</td><td>0101_1100b</td></tr> <tr> <td>SADEN</td><td>1111_1001b</td></tr> <tr> <td>Given Address</td><td>0101_1xx0b</td></tr> <tr> <td>Broadcast Address</td><td>1111_11x1b</td></tr> </table>	SADDR	0101_1100b	SADEN	1111_1001b	Given Address	0101_1xx0b	Broadcast Address	1111_11x1b
SADDR	0101_1100b												
SADEN	1111_1001b												
Given Address	0101_1xx0b												
Broadcast Address	1111_11x1b												

UART1 FIFO Select Register — Index F6h

Bit	Name	R/W	Reset	Default	Description
7	TX_DEL_1BIT	R/W	LRESET#	0	0: TX will start transmitting immediately after writing THR. 1: TX will delay 1-bit time to transmit after writing THR.
6	TX_INT_MODE	R/W	LRESET#	0	0: TX will assert interrupt when THR is empty. 1: TX will assert interrupt when THR and shift register is empty.
5-4	RXFTHR_MODE	R/W	LRESET#	0	The RX FIFO threshold select. 00: FIFO threshold is set by RXFTHR. 01: FIFO threshold will be 2X of RXFTHR. 10: FIFO threshold will be 4X of RXFTHR. 11: FIFO threshold will be 8X of RXFTHR.
3	IRQ_MODE1	R/W	LREST#	0	IRQ_MODE1 and IRQ_MODE0 (UART1 IRQ Share Register — Index F0h, bit1) will select the UART1 interrupt mode if IRQ sharing is enabled. 00: Sharing IRQ active low-Level mode. 01: Sharing IRQ active high edge mode. 10: Sharing IRQ active high-Level mode. 11: Reserved. This bit is effective at IRQ is sharing with the other device (IRQ_SHARE= 1, UART1 IRQ share register — index F0h, bit 0).
2	Reserved	R/W	LREST#	0	Dummy register for future use.
1-0	FIFO_MODE	R/W	LRESET#	00h	Select the FIFO depth. 00: 16-byte FIFO. 01: 32-byte FIFO. 10: 64-byte FIFO. 11: 128-byte FIFO.

F81804
UART1 Auto Flow Control Register 1 — Index F7h

Bit	Name	R/W	Reset	Default	Description
7	AUTO_FLOW_EN	R/W	LRESET#	0	0: Disable Auto Flow Control. 1: Enable Auto Flow Control.
6-0	XON_THR	R/W	LRESET#	00h	Threshold for RX to request data via RTS# or DTR#. When RX FIFO is under this threshold, RX asserts RTS# or DTR# to request new data.

UART1 Auto Flow Control Register 2 — Index F8h

Bit	Name	R/W	Reset	Default	Description
7	AUTO_FLOW_PIN_SEL	R/W	LRESET#	0	Select pin for auto flow control. 0: DTR#. 1: RTS#.
6-0	XOFF_THR	R/W	LRESET#	00h	When RX FIFO is over this threshold, RX de-asserts RTS# or DTR# to inform TX stoping to transmit data.

UART1 LED Enable Register — Index FEh

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	-	-	-	Reserved.
1	TX_LED_EN	R/W	LRESET#	0	Set "1" to enable TX LED via DTR#. When a data is sent, a 50-ms pulse is output via DTR#. The max freq. is 5Hz.

UART1 9-bit Mode Broadcast Address Register — Index FFh

Bit	Name	R/W	Reset	Default	Description
7-0	BADDR	R/W	LRESET#	FFh	Broadcast address for 9-bit mode. Write this byte to set broadcast address instead of the one calculated by SADDR.

5.19 UART 2 Device Configuration Registers (LDN CR15)

“-“ Reserved or Tri-State

Register 0x[HEX]	Register Name	Default Value							
		MSB				LSB			
30	UART2 Device Enable Register	-	-	-	-	-	-	-	0
60	UART2 Base Address High Register	0	0	0	0	0	0	0	0
61	UART2 Base Address Low Register	0	0	0	0	0	0	0	0
70	UART2 IRQ Channel Select Register	-	-	-	-	0	0	0	0
F0	UART2 IRQ Share Register	0	0	0	0	-	-	0	0
F2	UART2 Clock Source Select Register	-	-	-	-	-	-	0	0
F4	UART2 9-bit Mode Slave Address Register	0	0	0	0	0	0	0	0
F5	UART2 9-bit Mode Slave Address Mask Register	0	0	0	0	0	0	0	0
F6	UART2 FIFO Select Register	0	0	0	0	0	0	0	0
F7	UART2 Auto Flow Control Register 1	0	0	0	0	0	0	0	0
F8	UART2 Auto Flow Control Register 2	0	0	0	0	0	0	0	0
FE	UART2 LED Enable Register	-	-	-	-	-	-	0	0
FF	UART2 9-bit Mode Broadcast Address Register	1	1	1	1	1	1	1	1

UART2 Device Enable Register — Index 30h

Bit	Name	R/W	Reset	Default	Description
7-1	Reserved	-	-	-	Reserved
0	COM2_EN	R/W	LRESET#	0	0: disable UART 2 I/O Port. 1: enable UART 2 I/O Port.

UART2 Base Address High Register — Index 60h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_HI	R/W	LRESET#	00h	The MSB of UART 2 base address.

F81804
UART2 Base Address Low Register — Index 61h

Bit	Name	R/W	Reset	Default	Description
7-0	BASE_ADDR_LO	R/W	LRESET#	00h	The LSB of UART 2 base address.

UART2 IRQ Channel Select Register — Index 70h

Bit	Name	R/W	Reset	Default	Description
7-4	Reserved	-	-	-	Reserved.
3-0	SELUART2IRQ	R/W	LRESET#	0h	Select the IRQ channel for UART2.

UART2 IRQ Share Register — Index F0h

Bit	Name	R/W	Reset	Default	Description
7	9BIT_MODE	R/W	LRESET#	0	0: normal UART function 1: enable 9-bit mode (multi-drop mode). In the 9-bit mode, the parity bit becomes the address/data bit.
6	AUTO_ADDR	R/W	LRESET#	0	This bit works only in 9-bit mode. 0: the SM2 bit will be cleared by host, so that data could be received. 1: the SM2 bit will be cleared by hardware according to the sent address and the given address (or broadcast address derived by SADDR and SADEN)
5	RS485_INV	R/W	LRESET#	0	Invert RTS# if RS485_EN is set.
4	RS485_EN	R/W	LRESET#	0	0: RS232 driver. 1: RS485 driver. RTS# is driven high automatically when transmitting data, otherwise is kept low.
3	RXW4C_IR	R/W	LRESET#	0	0: No reception delay when SIR is changed from TX to RX. 1: Reception delay 4 character-time when SIR is changed from TX to RX.
2	TXW4C_IR	R/W	LRESET#	0	0: No transmission delay when SIR is changed from RX to TX. 1: Transmission delay 4 character-time when SIR is changed from RX to TX.
1	IRQ_MODE0	R/W	LRESET#	0	IRQ_MODE1 (UART2 FIFO Select Register — Index F6h, bit3) and IRQ_MODE0 will select the UART2 interrupt mode if IRQ sharing is enabled. 00: Sharing IRQ active low-Level mode. 01: Sharing IRQ active high edge mode. 10: Sharing IRQ active high-Level mode. 11: Reserved. This bit is effective at IRQ is sharing with the other device (IRQ_SHARE, bit 1).
0	IRQ_SHARE	R/W	LRESET#	0	0: IRQ is not sharing with another device. 1: IRQ is sharing with another device.

F81804
UART2 IR Mode Select Register — Index F1h

Bit	Name	R/W	Reset	Default	Description
7-5	Reserved	-	-	-	Reserved. Return 010b when read.
4-3	IRMODE1 IRMODE0	R/W	LRESET#	00b	0X: Disable IR1 function. 10: Enable IR1 function, active pulse is 1.6uS. 11: Enable IR1 function, active pulse is 3/16-bit time.
2	HDUPLX	R/W	LRESET#	1	0: Full Duplex function for IR self-test. 1: Half Duplex function. Return 1 when read.
1	TXINV_IR	R/W	LRESET#	0	0: IRTX is not inversed. 1: Inverse the IRTX.
0	RXINV_IR	R/W	LRESET#	0	0: IRRX is not inversed. 1: Inverse the IRRX.

UART2 Clock Register — Index F2h

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	-	-	-	Reserved.
1-0	UART2_CLK_SEL	R/W	LRESET#	00b	Select the clock source for UART2. 00: 1.8432MHz. 01: 18.432MHz. 10: 24MHz. 11: 14.769MHz.

F81804
UART2 9bit-mode Slave Address Register — Index F4h

Bit	Name	R/W	Reset	Default	Description								
7-0	SADDR	R/W	LRESET#	00h	<p>This byte accompanying with SADEN will determine the given address and broadcast address in 9-bit mode. The UART will response to both given and broadcast address.</p> <p>Following description determines the given address and broadcast address:</p> <ul style="list-style-type: none"> 5. given address: If bit n of SADEN is "0", then the corresponding bit of SADDR is don't care. 6. broadcast address: If bit n of ORed SADDR and SADEN is "0", don't care that bit. The remaining bit which is "1" is compared to the received address. <p>Ex.</p> <table border="1"> <tr> <td>SADDR</td><td>0101_1100b</td></tr> <tr> <td>SADEN</td><td>1111_1001b</td></tr> <tr> <td>Given Address</td><td>0101_1xx0b</td></tr> <tr> <td>Broadcast Address</td><td>1111_11x1b</td></tr> </table>	SADDR	0101_1100b	SADEN	1111_1001b	Given Address	0101_1xx0b	Broadcast Address	1111_11x1b
SADDR	0101_1100b												
SADEN	1111_1001b												
Given Address	0101_1xx0b												
Broadcast Address	1111_11x1b												

F81804
UART2 9bit-mode Slave Address Mask Register — Index F5h

Bit	Name	R/W	Reset	Default	Description								
7:0	SADEN	R/W	LRESET#	00h	<p>This byte accompanying with SADDR will determine the given address and broadcast address in 9-bit mode. The UART will response to both given and broadcast address.</p> <p>Following description determines the given address and broadcast address:</p> <ul style="list-style-type: none"> 7. given address: If bit n of SADEN is "0", then the corresponding bit of SADDR is don't care. 8. broadcast address: If bit n of ORed SADDR and SADEN is "0", don't care that bit. The remaining bit which is "1" is compared to the received address. <p>Ex.</p> <table border="1"> <tr> <td>SADDR</td> <td>0101_1100b</td> </tr> <tr> <td>SADEN</td> <td>1111_1001b</td> </tr> <tr> <td>Given Address</td> <td>0101_1xx0b</td> </tr> <tr> <td>Broadcast Address</td> <td>1111_11x1b</td> </tr> </table>	SADDR	0101_1100b	SADEN	1111_1001b	Given Address	0101_1xx0b	Broadcast Address	1111_11x1b
SADDR	0101_1100b												
SADEN	1111_1001b												
Given Address	0101_1xx0b												
Broadcast Address	1111_11x1b												

UART2 FIFO Select Register — Index F6h

Bit	Name	R/W	Reset	Default	Description
7	TX_DEL_1BIT	R/W	LRESET#	0	<p>0: TX will start transmit immediately after writing THR.</p> <p>1: TX will delay 1 bit time to transmit after writing THR.</p>
6	TX_INT_MODE	R/W	LRESET#	0	<p>0: TX will assert interrupt when THR is empty.</p> <p>1: TX will assert interrupt when THR and shift register is empty.</p>
5-4	RXFTHR_MODE	R/W	LRESET#	0	<p>The RX FIFO threshold select.</p> <p>00: FIFO threshold is set by RXFTHR.</p> <p>01: FIFO threshold will be 2X of RXFTHR.</p> <p>10: FIFO threshold will be 4X of RXFTHR.</p> <p>11: FIFO threshold will be 8X of RXFTHR.</p>

F81804

3	IRQ_MODE1	R/W	LRESET#	0	<p>IRQ_MODE1 and IRQ_MODE0 (UART2 IRQ Share Register — Index F0h, bit1) will select the UART2 interrupt mode if IRQ sharing is enabled.</p> <p>00: Sharing IRQ active low-Level mode.</p> <p>01: Sharing IRQ active high edge mode.</p> <p>10: Sharing IRQ active high-Level mode.</p> <p>11: Reserved.</p> <p>This bit is effective at IRQ is sharing with the other device (IRQ_SHARE= 1, UART2 IRQ share register— index F0h, bit 0).</p>	
2	Reserved	-	-	-	Reserved.	
1-0	FIFO_MODE	R/W	LRESET#	00h	<p>Select the FIFO depth.</p> <p>00: 16-byte FIFO.</p> <p>01: 32-byte FIFO.</p> <p>10: 64-byte FIFO.</p> <p>11: 128-byte FIFO.</p>	

UART2 Auto Flow Control Register 1—Index F7h

Bit	Name	R/W	Reset	Default	Description
7	AUTO_FLOW_EN	R/W	LRESET#	0	<p>0: Disable Auto Flow Control.</p> <p>1: Enable Auto Flow Control.</p>
6-0	XON_THR	R/W	LRESET#	00h	<p>Threshold for RX to request data via RTS# or DTR#.</p> <p>When RX FIFO is under this threshold, RX asserts RTS# or DTR# to request new data.</p>

F81804
UART2 Auto Flow Control Register 2 — Index F8h

Bit	Name	R/W	Reset	Default	Description
7	AUTO_FLOW_PIN_SEL	R/W	LRESET#	0	Select pin for auto flow control. 0: DTR#. 1: RTS#.
6-0	XOFF_THR	R/W	LRESET#	00h	When RX FIFO is over this threshold, RX de-asserts RTS# or DTR# to inform TX stoping to transmit data.

UART2 LED Enable Register — Index FEh

Bit	Name	R/W	Reset	Default	Description
7-2	Reserved	-	-	-	Reserved.
1	TX_LED_EN	R/W	LRESET#	0	Set “1” to enable TX LED via DTR#. When a data is sent, a 50-ms pulse is output via DTR#. The max freq. is 5Hz.
0	XOFF_THR	R/W	LRESET#	0	Set “1” to enable RX LED via DSR#. When a data is received, a 50-ms pulse is output via DSR#. The max freq. is 5Hz.

UART2 9-bit Mode Broadcast Address Register — Index FFh

Bit	Name	R/W	Reset	Default	Description
7-0	BADDR	R/W	LRESET#	FFh	Broadcast address for 9-bit mode. Write this byte to set broadcast address instead of the one calculated by SADDR.

6 Electrical Characteristics

6.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage	-0.5 to 5.5	V
Input Voltage	-0.5 to VDD+0.5	V
Operating Temperature	-40 ~ +85	°C
Storage Temperature	-55 to 150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may diversely affect the life and reliability of the device.

6.2 DC Characteristics

(Ta = 0° C to 70° C, GND = 0V)

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Operating Voltage	VDD	3.0	3.3	3.6	V	
Battery Voltage	VBAT	2.4	3.3	3.6	V	
Operating Current	ICC		10		mA	5VSB=5V 3VSB,3VCC=3.3V VBAT=3.3V
Battery Current	IBAT		1	5	µA	VBAT=3.3V; 5VSB,3VSB,3VCC=0V

Note: VDD indicates 3.3 power (3VCC, 3VSB ...).

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I/O_{12st,5v}-TTL level bi-directional pin with Schmitt trigger, output with 12 mA sink capability, 5V tolerance.						
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Output Low Current	IOL		-12		mA	VOL = 0.4V

F81804

Output High Current	IOH		+12		mA	V _{OH} = 2.4V
Input High Leakage	ILIH	-1			µA	V _{IN} = V _{DD}
Input Low Leakage	ILIL			+1	µA	V _{IN} = 0V
I/O_{16t,u47k}-TTL level bi-directional pin with 16 mA source-sink capability, internal pull-up 47kΩ						
Input Low Voltage	V _{IL}			0.8	V	
Input High Voltage	V _{IH}	2.0			V	
Output Low Current	I _{OL}		-16		mA	V _{OL} = 0.4V
Output High Current	IOH		+16		mA	V _{OH} = 2.4V
Input High Leakage	ILIH	-1			µA	V _{IN} = V _{DD}
Input Low Leakage	ILIL			+1	µA	V _{IN} = 0V
I/OOD_{12t}-TTL level bi-directional pin, Output pin with 12mA source-sink capability, and can programming to open-drain function.						
Input Low Threshold Voltage	V _{t-}			0.8	V	V _{DD} = 3.3 V
Input High Threshold Voltage	V _{t+}	2.0			V	V _{DD} = 3.3 V
Output Low Current	I _{OL}		-12		mA	V _{OL} = 0.4 V
Output High Current	IOH		+12		mA	V _{OH} = 2.4V
Input High Leakage	ILIH	-1			µA	V _{IN} = V _{DD}
Input Low Leakage	ILIL			+1	µA	V _{IN} = 0V
I/OOD_{12t,5v}-TTL level bi-directional pin, Output pin with 12mA source-sink capability, and can programming to open-drain function, 5V tolerance.						
Input Low Threshold Voltage	V _{t-}			0.8	V	V _{DD} = 3.3 V
Input High Threshold Voltage	V _{t+}	2.0			V	V _{DD} = 3.3 V
Output Low Current	I _{OL}		-12		mA	V _{OL} = 0.4 V
Output High Current	IOH		+12		mA	V _{OH} = 2.4V
Input High Leakage	ILIH	-1			µA	V _{IN} = V _{DD}
Input Low Leakage	ILIL			+1	µA	V _{IN} = 0V
I/OOD_{8st,5v}-TTL level bi-directional pin and Schmitt trigger, Open-drain output with 8mA source-sink capability, 5V tolerance.						
Input Low Threshold Voltage	V _{t-}			0.8	V	V _{DD} = 3.3 V
Input High Threshold Voltage	V _{t+}	2.0			V	V _{DD} = 3.3 V

F81804

Output Low Current	IOL		-8		mA	VOL = 0.4 V
Output High Current	IOH		+8		mA	VOH = 2.4V
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0V
I/OOD_{12st,5v}-TTL level bi-directional pin and Schmitt trigger, Open-drain output with 12mA source-sink capability, 5V tolerance.						
Input Low Threshold Voltage	Vt-			0.8	V	VDD = 3.3 V
Input High Threshold Voltage	Vt+	2.0			V	VDD = 3.3 V
Output Low Current	IOL		-12		mA	VOL = 0.4 V
Output High Current	IOH		+12		mA	VOH = 2.4V
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0V
I/OOD_{24st,5v}-TTL level bi-directional pin and Schmitt trigger, Open-drain output with 24mA source-sink capability, 5V tolerance.						
Input Low Threshold Voltage	Vt-			0.8	V	VDD = 3.3 V
Input High Threshold Voltage	Vt+	2.0			V	VDD = 3.3 V
Output Low Current	IOL		-24		mA	VOL = 0.4 V
Output High Current	IOH		+24		mA	VOH = 2.4V
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0V
IN_{st} - TTL level input pin with Schmitt trigger						
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0 V
IN_{st,5v} - TTL level input pin with Schmitt trigger, 5V tolerance						
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0 V

F81804

IN_{st,u47k} - TTL level input pin with Schmitt trigger, internal pull-up 47kΩ						
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0 V
IN_{st,lv} - TTL level input pin with Schmitt trigger, low level.						
Input Low Voltage	VIL			0.6	V	
Input High Voltage	VIH	0.9			V	
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0 V
I_{lv}/O_{lv} - TTL level input/output pin with Schmitt trigger, low level.						
Input Low Voltage	VIL			0.6	V	
Input High Voltage	VIH	0.9			V	
Input High Leakage	ILIH	-1			µA	VIN = VDD
Input Low Leakage	ILIL			+1	µA	VIN = 0 V
OD₁₂-Open-drain output with 12 mA sink capability.						
Output Low Current	IOL		-12		mA	VOL = 0.4V
OD_{12,5v}-Open-drain output with 12 mA sink capability, 5V tolerance.						
Output Low Current	IOL		-12		mA	VOL = 0.4V
OD_{14,5v}-Open-drain output with 14 mA sink capability, 5V tolerance.						
Output Low Current	IOL		-14		mA	VOL = 0.4V
OD_{24,5v}-Open-drain output with 24 mA sink capability, 5V tolerance.						
Output Low Current	IOL		-24		mA	VOL = 0.4V
OD_{12,u10k,5v}-Open-drain output with 12 mA sink capability, pull-up 10k ohms, 5V tolerance.						
Output Low Current	IOL		-12		mA	VOL = 0.4V
OD_{16,u10k,5v}-Open-drain output with 16 mA sink capability, pull-up 10k ohms, 5V tolerance.						
Output Low Current	IOL		-16		mA	VOL = 0.4V
O_{8t,u47,5v}- TTL level Output pin with 8 mA source-sink capability, pull-up 47k ohms, 5V tolerance.						
Output High Current	IOH	+6	+8		mA	VOH = 2.4V
O₁₂- Output pin with 12 mA source-sink capability.						

F81804

Output High Current	IOH	+9	+12		mA	VOH = 2.4V
O₁₆- Output pin with 16 mA source-sink capability.						
Output High Current	IOH		+16		mA	VOH = 2.4V
O₁₈- Output pin with 18 mA source-sink capability.						
Output High Current	IOH		+18		mA	VOH = 2.4V
O₂₀- Output pin with 20 mA source-sink capability.						
Output High Current	IOH		+20		mA	VOH = 2.4V
O₃₀- Output pin with 30 mA source-sink capability.						
Output High Current	IOH	+26	+30		mA	VOH = 2.4V
O_{12,5v}- Output pin with 12 mA source-sink capability, 5V tolerance.						
Output High Current	IOH	+9	+12		mA	VOH = 2.4V
I_{Lv}/O_{D8,s1} - Low level bi-directional pin (VIH → 0.9V, VIL → 0.6V.). Output with 8mA drive and 1mA sink capability.						
Input Low Voltage	VIL			0.6	V	
Input High Voltage	VIH	0.9			V	
Output High Current	IOH		-8		mA	VOH = 1.0V
Input High Leakage	ILIH	-1			A	VIN = VDD
Input Low Leakage	ILIL			+1	A	VIN = 0 V
I/OD_{12st,5v}-TTL level bi-directional pin with schmitt trigger, Open-drain output with 12 mA sink capability, 5V tolerance.						
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Output Low Current	IOL		-12		mA	VOL = 0.4V
Input High Leakage	ILIH	-1			A	VIN = VDD
Input Low Leakage	ILIL			+1	A	VIN = 0V
I/OD_{14st,5v}-TTL level bi-directional pin with schmitt trigger, Open-drain output with 16 mA sink capability, 5V tolerance.						
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Output Low Current	IOL		-14		mA	VOL = 0.4V
Input High Leakage	ILIH	-1			A	VIN = VDD





F81804

Input Low Leakage	ILIL			+1	A	VIN = 0V
I/OD_{16st,5v}-TTL level bi-directional pin with Schmitt trigger, Open-drain output with 16 mA sink capability, 5V tolerance.						
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Output Low Current	IOL		-16		mA	VOL = 0.4V
Input High Leakage	ILIH	-1			A	VIN = VDD
Input Low Leakage	ILIL			+1	A	VIN = 0V
ILv /OD_{12st,5v}-Low level bi-directional pin with Schmitt trigger, Open-drain output with 12 mA sink capability, 5V tolerance.						
Input Low Voltage	VIL			0.6	V	
Input High Voltage	VIH	0.9			V	
Output Low Current	IOL		-12		mA	VOL = 0.4V
Input High Leakage	ILIH	-1			A	VIN = VDD
Input Low Leakage	ILIL			+1	A	VIN = 0V

SYMBOL	DESCRIPTION
t _{CKH}	Clock High Time
t _{CKL}	Clock Low Time
t _{SLCH}	Chip Select# Setup Time
t _{CLSH}	Chip Select# Hold Time
t _{SHSL}	Chip Select# De-assertion Time
t _{DVCH}	Data In Setup Time
t _{CHDX}	Data In Hold Time
t _{CLQZ}	Output Disable Time during Turn-Around
t _{CLQV}	Output Data Valid Time
t _{CLQX}	Output Data Hold Time
t _{SHQZ}	Output Disable Time after Chip Select# De-assertion

F81804

t_{SLAZ}	Chip Select# Assertion to I/O [1] or ALERT# Tri-stated								
$t_{SHA A}$	Chip Select# De-assertion to I/O [1] or ALERT# Assertion								
t_{INIT}	eSPI Reset# De-assertion to First Transaction (GET_CONFIGURATION)								
$t_{INIT-FREQ}$	Initial Bus Frequency upon eSPI Reset# De-assertion								
SYMBOL	20MHZ		25MHZ		33MHZ		50MHZ		
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{CK}	50		40		30		20		ns
t_{CKH}	0.4		0.4		0.4		0.4		t_{CK}
t_{CKL}	0.4		0.4		0.4		0.4		t_{CK}
t_{SLCH}	75		60		45		30		ns
t_{CLSH}	50		40		30		20		ns
t_{SHSL}	50		40		30		20		ns
t_{DVCH}	12		10		7		5		ns
t_{CHDX}	12		10		7		5		ns
t_{CLQZ}		15		12		9		8	ns
t_{CLQV}		20		15		10		8	ns
t_{CLQX}	0		0		0		0		ns
t_{SHQZ}		15		12		9		8	ns
t_{SLAZ}		15		12		9		8	ns
$t_{SHA A}$	15		12		9		8		ns
t_{INIT}	1		1		1		1		μs
$t_{INIT-FREQ}$		20		20		20		20	MHz

F81804
Input Timing Diagram

Output Timing Diagram


F81804


7 Ordering Information

Part Number	Package Type
F81804U-I	64-TQFP (Green Package)

FINTEK CONFIDENTIAL

F81804

8 Top Marking Specification



1st Line: Fintek Logo

2nd Line: Device Name → **F81804U-I**, where D means 64-TQFP & -I means the industrial spec.


3rd Line: Assembly Plant Code (X) + Assembled Year Code (X) + Week Code (XX) + Fintek Internal Code (XX) + IC Version (X) where A means version A, B means version B, ...

4th Line: Wafer [Lot Number](#) (XXXX...XX)

○ : Pin 1 Identifier

F81804

9 Package Dimensions (64-TQFP)

64 TQFP (7*7)

Feature Integration Technology Inc.

Headquarters
 3F-7, No 36, Tai Yuan St.,
 Rd.,
 Chupei City, Hsinchu, Taiwan 302, R.O.C.
 R.O.C.

TEL : 886-3-5600168

FAX : 886-3-5600166

 www: <http://www.fintek.com.tw>








Taipei Office
 Bldg. K4, 7F, No.700, Chung Cheng

Chungho City, Taipei, Taiwan 235,




TEL : 866-2-8227-8027

FAX : 866-2-8227-8037





10 Application Circuit




F81804 IC MODULE	
Custom>Doc>	<Rev>Code>
Friday, April 24, 2020	May 2020








ERP IC Circuit		
Size	Document Number	Rev
B	<Doc>	<Rev> Code>
Date: Tuesday, October 31, 2017	Sheet: 2	of 7



UART1




Title		
Feature Integration Technology Inc.		
Size	Document Number	Rev
Custom	F81439 Application Circuit	1.2
Date:	Friday, June 23, 2017	Sheet 3 of 7




UART2


Title		Feature Integration Technology Inc.
Size	Document Number	May 2020
A3	F81439 Application Circuit	2




PWM FAN1 SPEED CONTROL



PWM FAN3 SPEED CONTROL



DC FAN CONTROL WITH OP1





DC FAN CONTROL WITH OP3

FAN CONTROL CIRCUIT


Title		F81966 MODULE BOARD	
Size	Document Number		Rev
B	4-FAN		<Rev> Code>

Date: Friday, June 23, 2017 Sheet 5 of 7

May 2020
V 0.21P



Title		
HWM Demo Circuit		
Size A4	Document Number <Doc>	Rev <Rev Code>
Date: Friday, June 23, 2017	Sheet 6 of 7	



Title		
F81966 MODULE BOARD		
Size	Document Number	Rev
Custom_P82_LPT_ACPI	<Rev>	Code>
Date: Tuesday, February 06, 2018	Sheet	7 of 7

May 2020
V 0.21P