


Prob. #1(1) row high(2) Data width: 16 bits \Rightarrow 2 bytes a word \Rightarrow 1 byte bit.(3) column address width: 12 $\Rightarrow [12:1]$ (4) bank addr. width: 2 $\Rightarrow [14:13]$ (5) row addr. width: 13 $\Rightarrow [27:15]$

(2): /* did not specify what kind of latency */


Accessing to same row and bank, commands: "Active, Read, Read"

latency between two transactions = burst & latency = 4 clock cycles,

(Frequency = 100 MHz \Rightarrow) = 40 ns

Latency between "Read" and data output = CAS = 2 clocks

= 20 ns



(3): Simulation latency = 100 ns. There is discrepancy.


Transaction 3

(1) addr: $0x10008000 \Rightarrow$ row bits: "...001" different row

(2) Latency between two transactions: "Read, precharge, Active, Read"

$$\text{burst 4} + \text{RP} + \text{RCD} = (4 + 3 + 2) = 9 \text{ clocks}$$

$$= \boxed{90 \text{ ns}}$$




(3) simu. latency = 150 ns There is discrepancy.

Transaction #4

(1) address: $0x10002000 \Rightarrow$ bank address "01" different bank.

(2) Latency \Rightarrow commands: "Read Active Read"

$$\text{burst 4} + \text{RCD} = 6 \text{ clocks} = \boxed{60 \text{ ns}}$$



(3) simu. latency = 100 ns There is discrepancy