Rochester Institute of Technology

Embedded Systems Design

Lab 6 – SDRAM and DMA

May 10, 2017

Zachary Weeden | zdw7287@rit.edu

**Overview**

**Areas of Focus**

**Analysis/Design**

**Test plan**

**Project Results**

**Lessons Learned**