





Creating a custom IP block in Vivado

by Jeff Johnson | Aug 4, 2014 | Vivado | 35 comments



28 Votes

Update 2017-11-01: Here's a newer tutorial on creating a custom IP with AXI-Streaming interfaces

Tutorial Overview

In this tutorial we'll create a custom AXI IP block in Vivado and modify its functionality by integrating custom VHDL code. We'll be using the Zynq SoC and the MicroZed as a hardware platform. For simplicity, our custom IP will be a multiplier which our processor will be able to access through register reads and writes over an AXI bus.

The multiplier takes in two 16 bit unsigned inputs and outputs one 32 bit unsigned output. A single 32 bit write to the IP will contain the two 16 bit inputs, separated by the lower and higher 16 bits. A single 32 bit read from the peripheral will contain the result from the multiplication of the two 16 bit inputs. The design doesn't serve much purpose, but it is a good example of integrating your own code into an AXI IP block.

Requirements

Before following this tutorial, you will need to do the following:

- Vivado 2014.2
- MicroZed
- Platform Cable USB II (or equivalent JTAG programmer)


Start from a base project

You can do this tutorial with any existing Vivado project, but I'll start with the base system project for the MicroZed that you can access here:

Base system project for the MicroZed

Create the Custom IP


1. With the base Vivado project opened, from the menu select Tools->Create and package IP.




2. The Create and Package IP wizard opens. If you are used to the ISE/EDK tools you can think of this as being similar to the Create/Import Peripheral wizard. Click "Next".




3. On the next page, select "Create a new AXI4 peripheral". Click "Next".




4. Now you can give the peripheral an appropriate name, description and location. Click "Next".




5. On the next page we can configure the AXI bus interface. For the multiplier we'll use AXI lite, and it'll be a slave to the PS, so we'll stick with the default values.



6. On the last page, select "Edit IP" and click "Finish". Another Vivado window will open which will allow you to modify the peripheral that we just created.





At this point, the peripheral that has been generated by Vivado is an AXI lite slave that contains 4×32 bit read/write registers. We want to add our multiplier code to the IP and modify it so that one of the registers connects to the multiplier inputs and another to the multiplier output.


Add the multiplier code to the peripheral

You can find the multiplier code on Github at the link below. Download the "multiplier.vhd" file and save it somewhere, the location is not important for now.


https://github.com/fpgadeveloper/microzed-custom-ip/blob/master/Vivado/ip_repo/my_multiplier_1.0/src/multiplier.vhd

Note that these steps must be done in the Vivado window that contains the peripheral we just created (not the base project).


1. From the Flow Navigator, click "Add Sources".




2. In the window that appears, select "Add or Create Design Sources" and click "Next".



3. On the next window, click "Add Files".




- 4. Browse to the "multiplier.vhd" file, select it and click "OK".
- 5. Make sure you tick "Copy sources into IP directory" and then click "Finish".




The multiplier code is now added to the peripheral, however we still have to instantiate it and connect it to the registers.

Modify the Peripheral

At this point, your Project Manager Sources window should look like the following:



1. Open the branch "my multiplier v1 0 – arch imp".




- 2. Double click on the "my_multiplier_v1_0_S00_AXI_inst" file to open it.
- 3. The source file should be open in Vivado. Find the line with the "begin" keyword and add the following code just above it to declare the multiplier and the output signal:

```
    signal multiplier_out : std_logic_vector(31 downto 0);
    component multiplier
    port (
    clk: in std_logic;
    a: in std_logic_VECTOR(15 downto 0);
    b: in std_logic_VECTOR(15 downto 0);
    p: out std_logic_VECTOR(31 downto 0));
    end component;
```


4. Now find the line that says "– Add user logic here" and add the following code below it to instantiate the multiplier:

```
    multiplier_0 : multiplier
    port map (
    clk => S_AXI_ACLK,
    a => slv_reg0(31 downto 16),
    b => slv_reg0(15 downto 0),
    p => multiplier_out);
```


- 5. Find this line of code "reg_data_out <= slv_reg1;" and replace it with "reg_data_out <= multiplier_out;".
- 6. In the process statement just a few lines above, replace "slv_reg1" with "multiplier_out".
- 7. Save the file.
- 8. You should notice that the "multiplier.vhd" file has been integrated into the hierarchy because we have instantiated it from within the peripheral.



9. Click on "IP File Groups" in the Package IP tab of the Project Manager.




10. Click the "Merge changes from IP File Group Wizard" link.




11. The "IP File Groups" should now have a tick.



12. Now click "Review and Package IP".




13. Now click "Re-package IP".




The peripheral will be packaged and the Vivado window for the peripheral should be automatically closed. We should now be able to find our IP in the IP catalog. Now the rest of this tutorial will be done from the original Vivado window.

Add the IP to the design


1. Click the "Add IP" icon.




2. Find the "my_multiplier" IP and double click it.




3. The block should appear in the block diagram and you should see the message "Designer Assistance available. Run Connection Automation". Click the connection automation link.




4. Click the "my_multiplier_0" peripheral from the drop-down menu.




5. In the window that appears, set Clock connection to "Auto" and click "OK".




6. The new block diagram should look like this:



7. Generate the bitstream.




8. When the bitstream is generated, select "Open the implemented design" and click "OK".




Export the hardware design to SDK

Once the bitstream has been generated, we can export our design to SDK where we can then write code for the PS. The PS is going to write data to our multiplier and read back the result.


1. In Vivado, from the File menu, select "Export->Export hardware".




2. In the window that appears, tick "Include bitstream" and click "OK".



3. Again from the File menu, select "Launch SDK".



4. In the window that appears, use the following settings and click "OK".




At this point, the SDK loads and a hardware platform specification will be created for your design. You should be able to see the hardware specification in the Project Explorer of SDK as shown in the image below.



You are now ready to create a software application to run on the PS.


Create a Software application

At this point, your SDK window should look somewhat like this:




To make things easy for us, we'll use the template for the hello world application and then modify it to test the multiplier.


1. From the File menu, select New->Application Project.




2. In the first page of the New Project wizard, choose a name for the application. I've chosen "hello world". Click "Next".



3. On the templates page, select the "Hello World" template and click "Finish".



4. The SDK will generate a new application which you should find in the Project Explorer as in the image below.



The "hello_world" folder contains the Hello World software application, which we will modify to test our multiplier.

Modify the Software Application

Now all we need to do is modify the software application to test our multiplier peripheral.

- 1. From the Project Explorer, open the "hello_world/src" folder. Open the "helloworld.c" source file.
- 2. Replace all the code in this file with the following.

```
view plain copy to clipboard print ?

1. #include "platform.h"
2. #include "xbasic_types.h"
3. #include "xparameters.h"
4.
5.

Xuint32 *baseaddr_p = (Xuint32 *)XPAR_MY_MULTIPLIER_0_S00_AXI_BASEADDR;
6.
7. int main()
8. {
9. init_platform();
10.
11. xil_printf("Multiplier Test\n\r");
12.
13. // Write multiplier inputs to register 0
14. *(baseaddr_p+0) = 0x00020003;
15. xil_printf("Wrote: 0x%08x \n\r", *(baseaddr_p+0));
```


```
16.
17. // Read multiplier output from register 1
18. xil_printf("Read : 0x%08x \n\r", *(baseaddr_p+1));
19.
20. xil_printf("End of test\n\n\r");
21.
22. return 0;
23. }
```

Save and close the file.

Test the design on the hardware

To test the design, we are using the MicroZed board from Avnet. Make the following setup before continuing:

1. On the MicroZed, set the JP1, JP2 and JP3 jumpers all to the 1-2 position.




- 2. Connect the USB-UART (J2) to a USB port of your PC.
- 3. Connect a Platform Cable USB II programmer (or similar device) to the JTAG connector. Connect the programmer to a USB port of your PC.



Now you need to open up a terminal program on your PC and set it up to receive the test messages. I use Miniterm because I'm a Python fan, but you could use any other terminal program such as Putty. Use the following settings:

• Comport – check your device manager to find out what comport the MicroZed popped up as. In my case, it was COM12 as shown below.




Baud rate: 115200bps


Data: 8 bitsParity: NoneStop bits: 1

Now that your PC is ready to receive the test messages, we are ready to send our bitstream and software application to the hardware.


1. In the SDK, from the menu, select Xilinx Tools->Program FPGA.




2. In the Program FPGA window, we select the hardware platform to program. We have only one hardware platform, so click "Program".



3. The bitstream will be loaded onto the Zynq and we are ready to load the software application. Select the "hello_world" folder in the Project Explorer, then from the menu, select Run->Run.



4. In the Run As window, select "Launch on Hardware (GDB)" and click "OK".



5. The application will be loaded on the Zynq PS and it will be executed. Look out for the results in your terminal window!

```
COM4-115200

--- Miniterm on COM12: 115200,8,N,1 ---
--- Quit: Ctrl+| | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
Multiplier Test
Wrote: 0x00020003
Read: 0x00000006
End of test
```

We're sending two 16-bit inputs 0x02 and 0x03 and the result is 0x06 as expected.

Source code

The TCL build script and source code for this project is shared on Github here:

https://github.com/fpgadeveloper/microzed-custom-ip

For instructions on rebuilding the project from sources, read my post on version control for Vivado projects.

Jeff Johnson

Jeff is passionate about FPGAs, SoCs and high-performance computing, and has been writing the FPGA Developer blog since 2008. As the owner of Opsero, he leads a small team of FPGA all-stars providing start-ups and tech companies with FPGA design capability that they can call on when needed.



35 Comments

Sam McAnulty on August 8, 2014 at 10:00 am



1 2 Rate This

Hi Jeff,

I am a contractor too, I focus on hardware design, lots of FPGA boards and processor boards.

My question is how do you simulate with ISIM a custom IP block. I have not seen a tutorial on this. Cadence has something that help simulate BFM but I am sure that makes the Xilinx tool look cheap.

Much thanks,

Sam

Reply



Jeff Johnson on August 12, 2014 at 12:43 pm

2 2 Rate This

Hi Sam,

I don't have a tutorial for simulating IP cores in Vivado that I can point you to but I'm going to write one very soon.

Jeff

Reply



Stu on August 23, 2014 at 12:14 pm

3 Rate This

I have found this a very useful tutorial, but I am not comfortable in VHDL. I am trying to do this tutorial in Verilog, and instead of multiplication, I am implementing the XOR function, and writing to two registers and reading the answer from a third. Unfortunately I am not having much success. Do you know how I would modify this code to do this? Or just to multiply in Verilog would be fine as well...

Thanks!

Reply



Ferdinando on September 10, 2014 at 11:28 am

5 2 Rate This

I have found this tutorial very usefull. But how do I add an interrupt pin to the IP core?

Reply



Dave on September 26, 2014 at 5:15 pm

3 1 Rate This

The multiplier.vhd file has been moved to:

https://github.com/fpgadeveloper/microzed-custom-ip/blob/master/Vivado/ip_repo/my_multiplier_1.0/src/multiplier.vhd

Here's the content of the file:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity multiplier is
port(
clk : in std_logic;
a : in std_logic_vector(15 downto 0);
b : in std_logic_vector(15 downto 0);
p : out std_logic_vector(31 downto 0));
end multiplier;
architecture IMP of multiplier is
```

```
begin
process (clk)
begin
if clk'event and clk = '1' then
p <= a * b;
end if;
end process;
end IMP;</pre>
```

Reply



peter on October 28, 2014 at 10:18 pm

1 1 Rate This

case I have to two file mul_1.vhd and mul_top.vhd mul_1.vhd is component of mul_top.vhd then How implement ??? thanks you!

Reply



Jose Luis on January 5, 2015 at 5:36 pm

0 1 Rate This

XPAR_MY_MULTIPLIER_0_S00_AXI_BASEADDR not appear in xparameters. Any other name it could take? Am using Vivado 2014.4

Reply



Jose Luis on January 10, 2015 at 7:14 pm

0 1 Rate This

We can add it manually, it's value is the one that Vivado show in the Address Editor, in my case 0x43C00000

This is:

#define XPAR_MY_MULTIPLIER_0_S00_AXI_BASEADDR 0x43C00000

Once we add this, work's perfectly.

Thanks for the excellent post.

Reply



Rasesh Dave on October 30, 2015 at 12:35 am

0 0 Rate This

Hello,

we are using 32-bit register so what should be register1's address?

*(basaddr_p+1) or *(baseaddr_p+4)

// Write multiplier inputs to register 0
*(baseaddr_p+0) = 0x00020003;
xil_printf("Wrote: 0x%08x \n\r", *(baseaddr_p+0));

// Read multiplier output from register 1 xil_printf("Read : 0x%08x \n\r", *(baseaddr_p+1));

Reply



liubenyuan on February 6, 2015 at 8:54 am

0 1 Rate This

Hi, Exellent post!

But one more question, how could I implement user logic that can be triggered once a AXI4-lite master write transactions have completed?

Is the any valid or some signals that I can use?

liubenyuan

Reply



Bulat on April 23, 2015 at 5:01 am

2 2 Rate This

Thank you for so well explained tutorial.

I don't understand one thing. According to the description PS and PL are working at different speeds (probably PS has higher frequency and hence performs basic operations faster). Is it possible that multiplier will not manage to do its job within the time slot between writing to register 0 and reading from register 1?

Reply



Rasesh on October 30, 2015 at 12:40 am

0 2 Rate This

Did you get any answer??

Reply



Giuseppe on June 5, 2015 at 8:41 am

1 1 Rate This

Hi leff,

I thank You for the nice tutorial.

I need an information about ip.

It is possible hide the ip content?

I mean, I would hide the my vhdl source code

to unauthorized people, but I would leave them use my ip in their projects.

Thank You.

Giuseppe

Reply



Natalie on June 23, 2015 at 3:43 pm

0 1 Rate This

I am new to this and am following your instruction, using a Zynq board. I get stuck between these two lines:

5. Find this line of code "reg_data_out <= slv_reg1;" and replace it with "reg_data_out <= multiplier_out;".

6. In the process statement just a few lines above, replace "slv_reg1" with "multiplier_out".

In the my_multiplier_v1_0_S00_AXI_inst file I have, I find

```
begin
if (SAXIARESETN == 1'b0)
begin
reg data out <= 0;
end
else
begin
// Address decoding for reading registers
case (axi araddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB])
2'h0: reg data out <= slv reg0;
2'h1 : reg_data_out <= slv_reg1;
2'h2 : reg_data_out <= slv_reg2;
2'h3: reg_data_out <= slv_reg3;
default : reg_data_out <= 0;</pre>
endcase
end
end
```

and change slv_reg1 to multiplier_out. However, I do not see a process line anywhere in this file?

Reply

Bryan on August 4, 2015 at 1:55 pm



0 0 Rate This

Hi Natalie,

I had trouble with this at first too. What you're seeing is a Verilog file, not a VHDL file. You can fix this by changing the target language to VHDL. This setting can be found in the base project, before you create and package IP, under the Flow Navigator => Project Manager => Project Settings. In this menu you'll see a Target Language option, simply change this to VHDL and redo the create and package IP step and you'll have a VHDL file instead of a Verilog file.

Reply



bahare on October 10, 2015 at 8:19 am

0 0 Rate This

hi

thanks for this usefull tutorial:)

I do this tutorial and add codes as you say but "multiplier.vhd" file hasn't been integrated into the hierarchy why?

Reply



bahare on October 20, 2015 at 1:49 pm

0 0 Rate This

hi

i created a counter ip , how i can connect my output ip counter to output my master ip in VHDL code ?? for example in this tutorial after add component and add port map , "reg_data_out <= slv_reg1;" replace with "reg_data_out <= multiplier_out;" in "my_multiplier_v1_0_S00_AXI_inst" file , i want to know what shoud change in "my_counter_v1_0_M00_AXI_VHDL" file after add component above 'begin' and add port map in 'user add logic' ?

Reply



Susantha on November 9, 2015 at 7:39 pm

0 0 Rate This

Thanks Jeff, It's very helpful tutorial.

Reply



Parnian on March 13, 2016 at 5:22 pm

0 1 Rate This

Hi,

In your IP design yo have a multipler_out but when you package your IP as block diagram, it disapears. How do you connect your IP's output to connect the rest of design?

Thanks!

Reply



Ronny Webers on April 20, 2016 at 7:34 am

1 1 Rate This

Hello Parnian, the output of the multiplier does indeed not 'get out' of the IP. The multiplier_out is read back over the AXI bus.

You can make the multiplier_out available as pins on your ip, you have to define an output port on your top level file, and connect that through the design hierarchy to 'multiplier_out'

Reply



Sikandar on May 9, 2016 at 4:24 am

0 1 Rate This

Does anyone know any link to implement the same work in VerilogHDL?

Reply



ramesh on June 17, 2016 at 5:56 am

0 1 Rate This

i am using the zynq custom FPGA bOard XC7Z020CLG400-2.I followed all the steps u mentioned but I am not getting the output... i mean I couldn't able to see or display the output...could please tell what may be the problem

Reply



ramesh on June 20, 2016 at 5:50 am

0 1 Rate This

could u please tell how do i get the p => multiplier_out); port to external port, bcs i want to connect that port to my next block.. please reply to this mail id

theertharamesha1990@gmail.com

Reply



ramesh on June 22, 2016 at 6:52 am

0 1 Rate This

is it possible to have communication between PS & PL ..without using the UART

Reply



Venkata on September 10, 2016 at 4:43 pm

0 1 Rate This

Hi, Can we lock the design of the IP within a pblock? i.e the instantiated IP should always be implemented in a specific location

of my design without changing the placement and routing.

Can this be done?

Thanks – Venkata

Reply



Isgr on September 27, 2016 at 6:13 pm

0 1 Rate This

we need to add bit of code above the keyword begin..which begin is mentioned??

Reply



outhud on March 6, 2017 at 6:36 am

0 1 Rate This

Looking for some help here too.

The steps say: Find the line with the "begin" keyword and add the following code just above it to declare the multiplier and the output signal...

But there are 44 mentions of "begin" in that my_multiplier_v1_0_S00_AXI_inst file

Reply



Miguel on March 24, 2017 at 3:46 pm

0 1 Rate This

Dear Mr. Johnson,

While following your excellent tutorial a discrepancy showed up in the "Add IP to the design" chapter at section eight, 8. When the bitstream is generated, select "Open the implemented design" and click "OK".

In Vivado 2014.2, running under Windows 10, the "Bitstream Generation Completed" dialog box has a different look and the "Open Implemented Design" option that appears in the tutorial is not shown at all.

So I selected "View Reports" and clicked OK.

Best regards,

Miguel.

P.S.: A screenshot has been mailed to you.

Reply



anirban on March 29, 2017 at 10:58 am

0 1 Rate This

Hi,

I followed the procedure exactly but i am unable to get any communication back. From the sdk console i sent the values but i am not getting the result back on sdk console neither minicom nor picocom. plz help

Reply



Avanish Ojha on April 25, 2017 at 6:35 am

0 0 Rate This

Hi, I tried to follow all the steps
Added #define XPAR_MY_MULTIPLIER_0_S00_AXI_BASEADDR
0x44A00000 in xparameters.h

But the output is

Multiplier Test

Wrote: 0x00000000 Read: 0x00000000

End of test

Kindly suggest possible reasons.

Reply



LD Zhang on May 8, 2017 at 5:17 pm

0 0 Rate This

I had successfully gone through the base system project setup and implementation. Now I am at this custom_ip my_multiplier stage and believe have followed through the instruction carefully. Everything appears to work well and agrees with this tutorial until the stage of generate bitstream. It has successfully synthesized but failed at the "opt_design" stage. The error message is:

[DRC INBB-3] Black Box Instances: Cell

'design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/mult iplier_0' of type

'design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/mult iplier_0/design_1_my_multiplier_0_0_multiplier' has undefined contents and is considered a black box. The contents of this cell must be defined for opt_design to complete successfully.

What am I missing?

Thanks,

LD

Reply



Joseph Martinez on May 16, 2017 at 6:47 pm

0 0 Rate This

Creating a custom IP block in Vivado | FPGA Developer

The one problem I am trying to figure out is how to implement design changes and Re-package the custom IP using the method in this tutorial. In the past I create and package IP in different a project window which is accessible from Vivado's initial project navigator. I guess I will try to re-run your tutorial making my custom "multiplier" IP in a different project window, then integrate into my Zynq base design.

Reply



nb on June 14, 2017 at 4:55 am

0 0 Rate This

Hi

Thank you for helpful tutorial I did all the steps but at the and on my console I get an address not a six or any other number for read part Also I trid the change of register by *(baseaddr_p+4) but this didnt work what is the reason of that?

Any suggestion will be helpful Thank you

Reply



osamu on December 26, 2017 at 5:14 am

0 0 Rate This

i make a custom ip Similar to the method described for my ZCU102 Zynq UltraScale+ MPSoC eval board

I did all the steps.but when I read the output value, I do not show anything is sdk

please help me and see the link below

https://forums.xilinx.com/t5/Embedded-Processor-System-Design/can-not-read-custom-ip-in-sdk/td-p/817954

Reply



salman sheikh on January 11, 2018 at 6:27 pm

0 0 Rate This

Is it possible to make a mixed language IP? My source files are in verilog but the IP expects vhdl. When I added them IP File Groups gives me critical warnings about the verilog files under group XilinxVhdlSynthesis.

Reply

Trackbacks/Pingbacks

- 1. AXI Stream IP in Vivado [...] have a Xilinx Zybo board. I followed the tutorial here and was able to create my own IP (simple...
- 2. AXI Stream using Vivado | Question and Answer [...] have a Xilinx Zybo board. I followed the instructions here and created a custom multiplier over the AXI-Lite bus....

Most popular posts

Posts

All | Today | This Week | This Month

- Using AXI Ethernet Subsystem and GMII-to-RGMII in a Multi-port Ethernet design
 5/5 (9 votes)
- Connecting an SSD to an FPGA running PetaLinux5/5 (6 votes)
- Zynq and the trend towards ARM-FPGA architectures
 5/5 (4 votes)
- Getting Started with the MYIR Z-turn5/5 (4 votes)

Timer with Interrupts

5/5 (3 votes)

Recent Posts

- Python for the Zynq and the PYNQ-Z1
- IntelliProp Demos NVMe Host Accelerator on FPGA Drive
- PetaLinux for Artix-7 Arty Base Project
- Artix-7 Arty Base Project
- Creating a custom AXI-Streaming IP in Vivado

Topics

AC701 FMC fpga drive github Aurora bsp custom ip dma Ethernet finance high frequency trading hardware acceleration impact KC705 lwip MicroZed itag ML505/XUPV5 ML605 multigigabit transceiver ncd nvme PCle peripheral petalinux VC709 picozed rocketio root complex sdk tutorial VC707 som ssd svn Virtex-5 Virtex-6 Virtex-II Pro vivado XUPV2P ZC702 ZC706 ZedBoard ZYBO Zynq

Products

- Ethernet FMC
- FPGA Drive

