

PROGRAMMING ASSIGNMENT #1 STATIC TIMING ANALYSIS

Iris Hui-Ru Jiang

Spring 2015

Example: C17 Input

2

H.-R. Jiang


- Primary inputs/primary outputs
- Connection

INPUT(1)
INPUT(2)
INPUT(3)
INPUT(6)
INPUT(7)

OUTPUT(22)
OUTPUT(23)

10 = NAND(1, 3)
11 = NAND(3, 6)
16 = NAND(2, 11)
19 = NAND(11, 7)
22 = NAND(10, 16)
23 = NAND(16, 19)

10 is the output of a nand gate whose inputs are 1 and 3



Example: C17 Graph


3

H.-R. Jiang

□ **Vertex:** gate/input/output: **delay = # of fanout gates**

□ **Edge:** wire

The required time at all primary outputs = the delay of the circuit



Programming assignment #1


Example: C17 Output

4

H.-R. Jiang

□ **Critical path delay, input pins, output pins**

□ **Delay info of each vertex**



Programming assignment #1