RETROACTIVE DESIGN

Reinventing the Pac-Man

Ariosto Ferro
Todd Cronin
Jeff Thacker
Zach Wilcox

University of Utah Fall 2012 • ECE 3710

Pac-Man 2.0

Switched application from Asteroids to Pac-Man

- Vector graphics were too complicated
- Asteroids had too complicated of movement patterns, required trig
- Switched to glyph based VGA graphics
- Pacman works very well with glyphs and uses grid based movement



Application

Basic Game Logic:

- Game Loop
  - Move ghosts and Pac-Man by one grid square
  - Update frame buffer with new game state
  - Output sounds and update game timers
  - Jump to top of game loop or return to menu if game over

Characters require movement algorithms

- Pac-Man
  - Dependent on user input
  - Restricted by walls
- Ghosts (Ari, Jeff, Todd, Zach)
  - Move towards a target position, also restricted by walls
    - Target position can be current position of Pac-Man or or a position off screen during ‘scatter mode’



Application

Pac-Man and ghost behavior can be represented by a FSM



Application

Uses several types of glyphs

- 9 Glyphs for the Walls
- 4 Glyphs for Pac-Man with mouth open (1 for each position)
- 4 Glyphs for Pac-Man with closed mouth
- 3 Glyphs to ‘Melt’ Pac-Man when he dies.
- 1 Glyph for normal pill
- 1 Glyph for Super Pill
- 16 Glyphs for ghost (4 Ghost, 4 Directions of Eyes)
- 8 Glyphs for SuperPill Ghost (2 Color State, 4 Directions)
- Examples of our glyphs can be found through out our presentation.



Assembler

GUI Interface

- Windows form C# Application
- Individual instructions or file-at-a-time
- Supports all instructions supported by the processor.
- Instructions have the following conventions:
  1. Registers start with ‘r’, **ex:** r12
  2. Immediates are number only.
  3. Special registers are: sp, ra, fp



Assembler

Features

- Assembler ignores all commented lines.
- Assembler reads labels and calculates branch offsets automatically.

Features

- Generates a list of line numbers of unrecognized instructions.
- Writes all error messages into a log.
- Quick convert creates an output file without error checking.



Processor

Based on CR-16 Architecture

- 16 Bit architecture. 16 registers. 13 general purpose
- 50MHz clock cycle
- All instructions take three clock cycles to complete
- 32Kbytes of RAM. (16384 16-bit words)
- Supports all of the following instructions:

ADD / ADDI	AND / ANDI	LUI
ADDU / ADDUI	OR / ORI	LOAD
ADDC / ADDCI	XOR / XORI	STOR
MUL / MULI	MOV / MOVI	Scond
SUB / SUBI	LSH / LSHI	Bcond
CMP / CMPI	ASHU / ASHUI	Jcond

Processor


PSR
ControlLogic
Add16Bit
ALUctrl
Program Counter
regfile
Instruction Register
ALU
mux8
RegDataSRC
Multiply
Sign Extender
Reset
Clk
MemWrite
Address(15:0)
Data(15:0)
ReadData(15:0)

I/O

Four basic I/O devices

- NES Controllers
- MP3 Trigger
- VGA Graphics
- Seven Segment Display



Memory Mapped I/O interface

- Processor reads/writes to memory addresses
- One address for each controller button
- One address to activate MP3 trigger
- Frame buffer for VGA
- One address to output to 7-Seg Display



NES Controller

Basic Interface

- 3 Data Wires: Latch, Pulse, Data
- LATCH/PULSE are inputs to controller.
- DATA is output from controller
- Each Pulse is 6µs, 50% duty cycle
- Data is active low
- Controlled by Finite State Machine

Finite State Machine

- FSM has 17 states, one for latch and two for each pulse.
- FSM rests in IDLE state until a 60Hz enable signal activates it.

NES CONTROLLER



- The waveform below illustrates the B and UP buttons being pressed on the NES controller.



MP3 Trigger

Basic Interface

- Plays a pre-loaded MP3 track when activated
- 18 command trigger lines or UART control
- UART and MP3 Trigger have 38.4KHz clock
- Trigger lines are active low
- Trigger functions are set with initialization file
- UART supports functions the triggers don't

Controller

- Control logic mostly combinational
- Processor writes trigger number to I/O address
- Control logic sends low signal to trigger number
- One clock cycle is too fast — send low signal longer

VGA Graphics

Switched from Vector to VGA

- Limited information on vector graphics
- On-board DACs are fairly slow
- No good scheme to update graphics

VGA

- Three-bit color, 8 total colors supported.
- 640x480 pixel resolution
- Glyph based graphics
- 12 x 12 pixel glyphs
- Glyphs are hard-coded into ROM.
- Graphics are stored in a 53x40 glyph frame buffer

7-Segment Display

Used for testing/debugging

- Displays between 0x00 and 0xFF in hex.
- Memory mapped I/O interface.
- Processor writes 8-bit value to memory I/O address

Interface

- 8 data pin interface. 1 pin for each segment and a digit select
- When digit select is low the first digit is updated.
- When digit select is high the second digit is updated.
- Inputs must oscillate at ~1KHz to keep segment light on

Closing Thoughts

The next weeks are devoted to writing and testing the application.

This project was really exciting; the broad scope of tasks required to create a working processor was eye opening.

We would do it again.