



NOTE:AD9361,AD9363,AD9364功能兼容, 频带带宽有区别

Title		
Size	Number	Revision
A4		
Date:	5/19/2024	Sheet of
File:	C:\Users\...\AD936X.SchDoc	Drawn By:




Title		
Size A4	Number	Revision
Date:	5/19/2024	Sheet of
File:	C:\Users\...\Balun&Matching.SchDoc	Drawn By:







Title		
Size A4	Number	Revision
Date:	5/19/2024	Sheet of
File:	C:\Users\...\blocks.SchDoc	Drawn By:

D[9..0]	D[9..0]
MCLK	MCLK
PCLK	PCLK
RESET	RESET
HREF	HREF
VSYNC	VSYNC
PWDN	PWDN
SCL	SCL
SDA	SDA



Title		
Size	Number	Revision
A4		
Date:	5/19/2024	Sheet of
File:	C:\Users\...\camera.SchDoc	Drawn By:



IO voltage notes:



VCCAUX :all JTAG IO, SUSPEND, VFS, VBATT

VCCO\_0 HSWAPEN

VCCO\_1: DOUT

VCCO\_2: M0,M1,PROGRAM\_B,CCLKC,DIN, INIT\_B,DONE

configuration port on BANK2



2 10uF for VCCINT, 1 10uF for each VCCIO  
2\*0.1uF for each bank, 4\*0.1uF for VCCINT  
1\*10uF + 2\*0.1uF for VCCAUX  
place near vias


note: FLASH pins on bank2

Title		
Size	Number	Revision
A4		
Date:	5/19/2024	Sheet of
File:	C:\Users\...FPGA_Configuration_power...	Submitted By:

U2C


BANK 2

XC6SLX45-3CSG324I



U2D

BANK 3



XC6SLX45-3CSG324I


FPGA_DI[15..0]	FPGA_D[15..0]
FPGA_IO[15..0]	FPGA_IO[15..0]
FPGA_MCLK	FPGA_MCLK
FPGA_CLK	FPGA_CLK
FPGA_CLK2	FPGA_CLK2

CCLK	FPGA_CONFIG_CLK
DATA	FPGA_CONFIG_DATA
INIT_B	FPGA_CONFIG_INIT_B

SCLK	SCLK
MOSI	MOSI
MISO	MISO

D[9..0]	D[9..0]
MCLK	MCLK
PCLK	PCLK
HREF	HREF
VSYNC	VSYNC


SCL	SCL
SDA	SDA
PWDN	PWDN
RESET	RESET




Title		Revision	
A4	Number		
Date:	5/19/2024	Sheet of	
File:	C:\Users\...\FPGA_IO_MCU.SchDoc	Drawn By:	

U2A

BANK 0




XC6SLX45-3CSG324I



U2B


BANK 1



XC6SLX45-3CSG324I

HSWAPEN

FPGA\_CONFIG\_HSWAPEN



FB\_CLK\_P  
FB\_CLK\_N

DATA\_CLK\_P  
DATA\_CLK\_N

RX\_FRAME\_P  
RX\_FRAME\_N

TX\_FRAME\_P  
TX\_FRAME\_N

RX\_D0\_N  
RX\_D0\_P  
RX\_D1\_N  
RX\_D1\_P  
RX\_D2\_N  
RX\_D2\_P  
RX\_D3\_N  
RX\_D3\_P  
RX\_D4\_N  
RX\_D4\_P  
RX\_D5\_N  
RX\_D5\_P

AD936x\_TX

TX\_D5\_P  
TX\_D5\_N  
TX\_D4\_P  
TX\_D4\_N  
TX\_D3\_P  
TX\_D3\_N  
TX\_D2\_P  
TX\_D2\_N  
TX\_D1\_P  
TX\_D1\_N  
TX\_D0\_P  
TX\_D0\_N


AD936x\_RX

Net Class

TEST/ENABLE  
CLKOUT  
EN\_AGC  
ENABLE  
TXNRX  
GPO[3..0]  
CTRL\_IN[3..0]  
CTRL\_OUT[7..0]

AD936x\_SCLK  
AD936x\_MISO  
AD936x\_MOSI  
AD936x\_CS  
AD936x\_CS

Title		
Size	Number	Revision
A4		
Date:	5/19/2024	Sheet of
File:	C:\Users\...FPGA_IO_Transceiver.SchDoc	Drawn By:







1



2

3

4



these two 1.3V are for AD9363, which has its own decoupling



power return path

Title		
Size	Number	Revision
A4		
Date:	5/19/2024	Sheet of
File:	C:\Users\...\power.SchDoc	Drawn By:

1

2

3

4



