

12V/3A Switching Li⁺Battery Charger and 5V/1A OTG with I²C Control

DESCRIPTION

The ETA6937 is a new generation of highly integrated synchronous switchmode charger, featuring integrated FETs and small external components, targeted at extremely space-limited portable applications powered by 1-cell Li-lon or Li-polymer battery pack. Unlike previous generation of charging ICs (BQ2415X and FAN54015 etc.) that can barely deliver charge current up to 1.5A, thanks to ETA's proprietary technology, ETA6937 packs a powerful punch and can delivery up to 3A of charge current, while still maintaining a small footprint of 2mmx1.6mm. ETA6937 has bi-directional operation to achieve boost function for USB OTG support. The ETA6937 have three operation modes: charge mode, boost mode, and high impedance mode. In charge mode, the IC supports a precision Li-ion or Li-polymer charging system for single-cell applications. In boost mode, the IC boosts the battery voltage to VBUS for powering attached OTG devices. In high impedance mode, the IC stops charging or boosting and operates in a mode with very low current from VBUS or battery, to effectively reduce the power consumption when the portable device is in standby mode. Through I2C communication with a host, referred to as "HOST" control/mode, the IC achieves smooth transition among the different operation modes. Even when no I2C communication is available, the IC starts in default mode. During default mode operation, the charger will still charge the battery but using each register's default values.


FEATURES

- Up to 3A Max charging current Switching Charger
- 93% Charging Efficiency at 5V input 2A CC current
- 12V Input operating voltage
- 20V Maximum Input standoff voltage
- No External Sense resistor
- Integrate linear charger for accurate Iterm control
- Input DPPM
- Input current limiting
- Bad Adaptor detection
- No-Battery detection
- Safety limit register for Vcharge and Icharge limits
- Programmable charging parameters through I2C
- Status Output for charging and faults
- 5V OTG boost mode up to 1A output current
- Input OVP
- Reverse leakage protection for Battery
- Boost output current limiting

APPLICATIONS

- Smart Phone
- Tablet, MID
- Power Bank

TYPICAL APPLICATION



ORDERING INFORMATION


PART No. ETA6937CSU PACKAGE CSP-20 **TOP MARK** 6937

YWWL

Pcs/Reel 3000



PIN CONFIGURATION



ABSOLUTEMAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

VBUS, PMID, STAT Voltage		0.3V to 20V
SW Voltage		0.3V to 20V
BOOT to SW Voltage		0.3V to 6V
All Other Pin to PGND Voltage		0.3V to 6V
SW, VBUS, VBAT, VBATS to PGND cu	rrent	Internally limited
Operating Temperature Range		40°C to 85°C
Storage Temperature Range		−55°C to 150°C
Thermal Resistance	θ_{JA}	
CSP2.0X1.6-20	35	°C/W
Lead Temperature (Soldering, 10sse	ec)	260°C
ESD HBM (Human Body Mode)		2KV
ESD MM (Machine Mode)		200V

ELECTRICAL CHACRACTERISTICS

	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
INPUT (TURRENTS					
		V _{BUS} > V _{BUS_MIN} , PWM switching				mA
I _(VBUS)	VBUS supply current control	V _{BUS} > V _{BUS_MIN} , PWM NOT switching			5	mA
		$0^{\circ}\text{C} < T_{J} < 85^{\circ}\text{C}$, $CD = 1$ or $HZ_MODE = 1$		25		μА
I _{LK}	Leakage current from battery to VBUS pin	$0^{\circ}\text{C} < T_J < 85^{\circ}\text{C}, V_{BAT} = 4.2V, \text{High}$ Impedance mode, $V_{BUS} = 0V$	M	ς	5	μΑ
	Battery discharge current in High Impedance mode	$0^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$, $V_{BAT} = 4.2 \text{ V}$, High Impedance mode, SCL, SDA, OTG = 0 V or 1.8 V	4	28		μА
VOLTAG	E REGULATION					
$V_{(OREG)}$	Output regulation voltage programmable range	Operating in voltage regulation, programmable	3.5		4.44	V
	Valtage regulation accuracy	T₁ = 25°C	4.179	4.2	4.221	V
	Voltage regulation accuracy	T _J = -10°C~50°C	4.158	4.2	4.242	V
CURREN	IT REGULATION (FAST CHARGE)					
I _(OCHARGE)	Output charge current programmable range		550		3050	mΑ
	Low charge current (default after POR in 30 min mode)	$V_{SHORT} \le V_{BAT} < V_{OREG_v} V_{BUS} > V_{SLP}$		550		mΑ
	Regulation accuracy of the charge current	I _{OCHARGE} = 1350mA	-10		+10	%
WEAK B	BATTERY DETECTION					
$V_{\text{(LOWV)}}$	Weak battery voltage threshold programmable range	Adjustable using I ² C control	3.4		3.7	V
	Weak battery voltage accuracy	Battery voltage rising	-5		+5	%
	Hysteresis for V _{LOWV}	Battery voltage falling		300		m۷
	Deglitch time for weak battery threshold	Rising voltage, 2mV over drive, t _{RISE} =100ns	30			ms



	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
LOGIC I	NPUT THRESHOLD (CD, OTG)		•			
V _{IL}	Input low threshold level	Falling			0.4	
V _{IH}	Input high threshold level	Rising	1.2			
I _(BIAS)	Input bias current	Voltage on control pin is 5V			1	μΑ
CHARG	E TERMINATION DETECTION	•	•			
(TERM)	Termination charge current programmable range	V _{BAT} > V _{OREG} —V _{RECH} , V _{BUS} > V _{SLP} , Programmable	50		400	mΑ
	Deglitch time for charge termination	Both rising and falling, $2mV$ overdrive, t_{RISE} , $t_{FALL} = 100$ ns		30		ms
	Regulation accuracy for termination current	ITERM[2:0] =011	150		240	mΑ
BAD AD	DAPTOR DETECTION	-	I			
VIN _(MIN)	Input voltage lower limit	BAD ADAPTOR DETECTION		3.8		V
	Hysteresis for V _{IN_MIN}	Input Voltage Rising		150		m۷
	Deglitch time for VBUS rising above V _{IN_MIN}	Rising voltage, 2-mV overdrive, t _{rise} =100ns		30		ms
(DETECT)	Detect current to PGND	During bad adaptor detection		30		mΑ
T _{INT}	Detection Interval	Input power source detection		2		S
INPUT I	BASED DYNAMIC POWER MANAGEMENT					
$V_{\text{IN_DPM}}$	Input Voltage DPM threshold programmable range		4.2		14.36	V
	V _{INDPM} threshold accuracy			4.52		٧
INPUT (CURRENT LIMITING					
I _{IN_LIMIT}	Input current limiting threshold range	Programmable, unless no limit option	100		5000	mΑ
VLDO R	EGULATOR					
V_{LDO}	Internal bias regulator voltage	$V_{PMID} > 5.1V$, $I_{VLDO} = 1$ mA, $C_{LDO} = 1$ μ F		4.9		٧
	V _{LDO} output short current limit	V _{VLDO} = 90% regulation				mΑ
BATTER	Y RECHARGE THRESHOLD		JΙΝ	7		
$\overline{V_{(RECH)}}$	Recharge threshold voltage	Below V _{OREG}		120		m۷
	Deglitch time	V _{BAT} decreasing below threshold, t _{FALL} =100ns, 10-mV overdrive		30		ms
STAT O	JTPUTS	-	I			
V _{OL(STAT)}	Low-level output saturation voltage, STAT pin	I _{STAT} = 10mA, sink current			0.55	٧
	High-level leakage current for STAT	$V_{STAT} = 16V$			1	μΑ
I ² C BUS	LOGIC LEVELS AND TIMING CHARACTERISTICS	-	I			
$\overline{V_{0L}}$	Output low threshold level	I ₀ = 10mA, sink current			0.4	٧
V _{IL}	Input low threshold level	V _{PULL_UP} =1.8V, SDA and SCL			0.4	٧
V_{IH}	Input high threshold level	V(pull-up)=1.8V,SDA and SCL	1.2			V
(BIAS)	Input bias current	V(pull-up)=1.8V,SDA and SCL			1	μА
F _(SCL)	SCL clock frequency				3.4	Mhz
	Y DETECTION		1			
I _(DETECT)	Battery detection current before charge done, (sink current)	Begins after termination detected, $V_{BAT} \leq V_{OREG}$	-0.5			mA
	(Sink content)	· UNI · UNEO				



Battery detection time 26	57	UNIT
V(SLP) Sleep-mode entry threshold, V _{BUS} - V _{BAT} 2.3V ≤ V _{BAT} ≤ V _{OREG} , V _{BUS} falling 6 V(SLP_EXIT) Sleep-mode exit hysteresis 2.3V ≤ V _{BAT} ≤ V _{OREG} 20 Deglitch time for VBUS rising above V _{SLP} +V _{SLP_ENIT} Rising voltage, 2-mV overdrive, t _{RESE} =100ns 3 UNDER VOLTAGE LOCKOUT (UVLO) UVLO IC active threshold voltage VBUS rising - Exits UVLO 3 UVLO(HYS) IC active hysteresis VBUS falling below UVLO - Enters UVLO 15 PWM Voltage from BOOT pin to SW pin During charge or boost operation 4 Internal top reverse blocking MOSFET on-resistance IIN_LIMIT = 500mA, Measured from VBUS to PMID 5 Internal top N-channel Switching MOSFET on-resistance Measured from SW to PGND 4 F _{IOSO} Oscillator frequency, programmable Boost Mode 13 Maximum duty cycle Buck Mode 9 CHARGE MODE PROTECTION V _{OVP_VBUS} Input OVP threshold voltage VBUS falling V _{OVP_VBUS} Input OVP threshold voltage VBUS falling V _{OVP} Output OVP threshold voltage VBUS falling <th>)Z</th> <th>ms</th>)Z	ms
V_(SLP_EXIT) Sleep-mode exit hysteresis 2.3V ≤ V_BAT ≤ V_OREG 2.0		
Deglitch time for VBUS rising above V _{SLP} +V _{SLP_EXIT} Rising voltage, 2-mV overdrive, t _{RISE} =100ns 3 UNDER VOLTAGE LOCKOUT (UVLO) UVLO IC active threshold voltage VBUS rising - Exits UVLO 3.3 UVLO _{(HPS} IC active hysteresis VBUS falling below UVLO — Enters UVLO 15 PWM Voltage from BOOT pin to SW pin During charge or boost operation IIN_LIMIT = 500mA, Measured from VBUS to PMID 5 Internal top reverse blocking MOSFET on-resistance Measured from PMID to SW, V _{BOOT} —V _{SW} = 4V 6 Internal bottom N-channel MOSFET on-resistance Measured from SW to PGND 4 Frosco Oscillator frequency, programmable Boost Mode 13 Maximum duty cycle Buck Mode 99 CHARGE MODE PROTECTION VovP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge 0VP threshold hysteresis VBUS falling 12 VovP Output OVP threshold voltage VBUS threshold over Vores to turn off charger during charge 12	0	mV
UNDER VOLTAGE LOCKOUT (UVLO) UVLO IC active threshold voltage VBUS rising - Exits UVLO 3.3 UVLO _{(HYS} IC active hysteresis VBUS falling below UVLO - Enters UVLO 15 PWM Voltage from BOOT pin to SW pin During charge or boost operation IIN_LIMIT = 500mA, Measured from VBUS to PMID 5 Internal top reverse blocking MOSFET on-resistance Internal bottom N-channel Switching MOSFET on-resistance Measured from PMID to SW, V _{BOOT} -V _{SW} = 4V 6 Internal bottom N-channel MOSFET on-resistance Measured from SW to PGND 4 F _(OSC) Oscillator frequency, programmable Boost Mode 13 Maximum duty cycle Buck Mode 9 CHARGE MODE PROTECTION VovP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge 16 OVP threshold hysteresis VBUS falling 17 VovP Output OVP threshold voltage VBAT threshold over Vores to turn off charger during charge 17)0	m۷
UVLO IC active threshold voltage UVLO (HYS IC active hysteresis VBUS falling below UVLO — Enters UVLO PWM Voltage from BOOT pin to SW pin Internal top reverse blocking MOSFET on-resistance Internal top N-channel Switching MOSFET on-resistance Internal bottom N-channel MOSFET on-resistance Internal bottom N-channel MOSFET on-resistance Frosci Oscillator frequency, programmable Maximum duty cycle CHARGE MODE PROTECTION Vovp_NBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge VBAT threshold over Vores to turn off charger during charge 113	0	ms
Voltage from BOOT pin to SW pin During charge or boost operation Voltage from BOOT pin to SW pin During charge or boost operation Voltage from BOOT pin to SW pin During charge or boost operation Voltage from BOOT pin to SW pin During charge or boost operation Voltage from BOOT pin to SW pin During charge or boost operation Voltage from VBUS to pMID Internal top reverse blocking MOSFET on-resistance IIN_LIMIT = 500mA, Measured from VBUS to pMID Measured from PMID to SW, VBOOT-VSW = 4V 60		
Voltage from BOOT pin to SW pin Voltage from BOOT pin to SW pin During charge or boost operation Voltage from BOOT pin to SW pin During charge or boost operation Voltage from VBUS to	30	٧
Voltage from BOOT pin to SW pin Internal top reverse blocking MOSFET on-resistance IIN_LIMIT = 500mA, Measured from VBUS to PMID Internal top N-channel Switching MOSFET on-resistance Internal bottom N-channel MOSFET on-resistance Measured from PMID to SW, VBOOT—VSW = 4V Internal bottom N-channel MOSFET on-resistance Measured from SW to PGND 4 F(OSC) Oscillator frequency, programmable Boost Mode 13 Maximum duty cycle Buck Mode 9 CHARGE MODE PROTECTION VOVP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge OVP threshold hysteresis VBUS falling VBUS falling VBAT threshold over VOREG to turn off charger during charge	50	m۷
Internal top reverse blocking MOSFET on-resistance IIN_LIMIT = 500mA, Measured from VBUS to PMID Internal top N-channel Switching MOSFET on-resistance Internal bottom N-channel MOSFET on-resistance Internal bottom N-channel MOSFET on-resistance Measured from SW to PGND 4 F(OSC) Oscillator frequency, programmable Boost Mode 13 Maximum duty cycle Buck Mode 9 CHARGE MODE PROTECTION VovP_VBUS Input OVP threshold voltage OVP threshold hysteresis VBUS threshold to turn off converter during charge OVP threshold hysteresis VBUS falling VBAT threshold over Vores to turn off charger during charge 11		
Internal top reverse blocking MOSFET on-resistance Internal top N-channel Switching MOSFET on-resistance Internal bottom N-channel MOSFET on-resistance F(OSC) Oscillator frequency, programmable Maximum duty cycle Boost Mode 13 Maximum duty cycle Buck Mode 9 CHARGE MODE PROTECTION VovP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge OVP threshold hysteresis VBUS falling VBUS falling VBAT threshold over Voreg to turn off charger during charge during charge	1	٧
Internal bottom N-channel MOSFET on-resistance Measured from SW to PGND 4 F(OSC) Oscillator frequency, programmable Boost Mode 13 Maximum duty cycle Buck Mode 9 CHARGE MODE PROTECTION VONP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge 16 OVP threshold hysteresis VBUS falling 17 VONP Output OVP threshold voltage VBAT threshold over VOREG to turn off charger during charge 17	5	mΩ
F(OSC) Oscillator frequency, programmable Boost Mode 13 Maximum duty cycle Buck Mode 9 CHARGE MODE PROTECTION VovP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge 16 OVP threshold hysteresis VBUS falling VBAT threshold over Vorego to turn off charger during charge 17	0	mΩ
Maximum duty cycle CHARGE MODE PROTECTION VovP_VBUS Input OVP threshold voltage OVP threshold hysteresis VBUS threshold to turn off converter during charge VBUS falling VBUS falling VBUS falling VBAT threshold over Vores to turn off charger during charge 12	0	mΩ
CHARGE MODE PROTECTION VovP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge 16 OVP threshold hysteresis VBUS falling VovP Output OVP threshold voltage VBAT threshold over Voreg to turn off charger during charge	00	kHz
VOVP_VBUS Input OVP threshold voltage VBUS threshold to turn off converter during charge 16 OVP threshold hysteresis VBUS falling VOVP Output OVP threshold voltage VBAT threshold over Vorego to turn off charger during charge 12	9	%
OVP threshold hysteresis VBUS falling VBUS falling VBAT threshold over Voree to turn off charger during charge		
V _{OVP} Output OVP threshold voltage VBAT threshold over V _{OREG} to turn off charger during charge	.0	V
V _{OVP} Output OVP threshold voltage during charge		V
V _{BAT_OVP} hysteresis Lower limit for V _{BAT} falling from above V _{BAT_OVP} 1	17	%V _{OREG}
	1	%V _{OREG}
V _{SHORT} Trickle to fast charge threshold V _{BAT} rising, Typical application 2.	.1	٧
V _{SHORT} hysteresis V _{BAT} falling below V _{SHORT} , typical application 10	00	m۷
I_{SHORT} Trickle charge charging current $V_{BAT} \leq V_{SHORT}$ 5	0	mA
BOOST MODE OPERATION FOR VBUS (OPA_MODE=1,HZ_MODE=0)		
V_{BUS_B} Boost output voltage (to VBUS pin) 2.5V < VBAT < 4.5V 5.4)5	V
Boost output voltage accuracy Including line and load regulation -3	3	%
$3V < V_{BUS}, 2.5V < V_{BAT} < 4.5V, TJ = 0^{\circ}C - 125^{\circ}C$ 12	00	mA
Output current limit for boost $3V > V_{BUS_B_r} 2.5V < V_{BAT} < 4.5V, TJ = 0^{\circ}C - 125^{\circ}C $	00	mA
V _{BUSOVP} Overvoltage protection threshold for boost (VBUS pin) Threshold over VBUS to turn off converter during boost	00	٧
V _{BUSOVP} hysteresis VBUS falling from above V _{BUSOVP} 20	00	mV
V _{BAT MAX} Maximum battery voltage for boost (VBAT pin) V _{BAT} rising edge during boost 4.	90	٧
V _{BATMAX} hysteresis V _{BAT} falling from above V _{BATMAX} 20	00	m۷
V _{BATMIN} Minimum battery voltage for boost (VBAT pin) During boosting 2	5	V
	9	V
PROTECTION		
T _{SHTDOWN} Thermal trip 16	55	°(



	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
	Thermal hysteresis			30		°(
T _{OF}	Thermal regulation threshold	Charge current begins to reduce		120		°(
	32 second watchdog (WD) timer	32 Second or HOST mode		32		S
	30 minute safety timer			30		Min


PIN DESCRIPTION


PIN#	NAME	DESCRIPTION
<u>Λ1 Λ</u> 2	VRHC	Charger input voltage. Bypass it with a 1µF ceramic capacitor from VBUS to PGND. It also provides power to the load
A1, A2 VBUS		during boost mode.
A3	ВООТ	Bootstrap capacitor connection for the high-side FET gate driver. Connect a 10nF ceramic capacitor (voltage rating ≥ 10
	DOOT	V) from BOOT pin to SW pin.
A4	SCL	I ² C interface clock. Connect a 10kΩ pull up resistor to 1.8V rail.
B1, B2, B3	PMID	Connection point between reverse blocking FET and high-side switching FET. Bypass it with a minimum of 4.7μF
		capacitor from PMID to PGND.
B4	SDA	I^2 C interface data. Connect a 10kΩ pull up resistor to 1.8V rail.
C1, C2, C3	SW	Internal switch to output inductor connection.
	7//	Charge status pin. Pull low when charge in progress. Open drain for other conditions. During faults, a 128µs pulse is sent
C4	STAT	out. STAT pin can be disabled by the EN_STAT bit in control register. STAT can be used to drive a LED or communicate
-	/4.5	with a host processor.
D1, D2, D3	PGND	Power Ground
		Boost mode enable control or input current limiting selection pin. When OTG is in active status, is forced to operate in
D4	OTG	boost mode. It has higher priority over I2C control and can be disabled using the control register. At POR while in 15-
ν τ	Old	min mode, the OTG pin is default to be used as the input current limiting selection pin. The PC register is ignored at
		startup. When OTG=High, IIN_LIMIT=500mA and when OTG=Low, IIN_LIMIT=100mA.
E1	VBATS	VBATS pin is always shorted to VBAT pin.
E2	CD	Charge disable control pin. CD=0, charge is enabled. CD=1, charge is disabled and VBUS pin is high impedance to GND.
В	VLDO	LDO Output Voltage. Bypass it with 1µF capacitor from VLDO to PGND.
E4	VBAT	Positive battery terminal




TYPICAL CHARACTERISTICS


(Typical values are at $T_A = 25^{\circ}$ C unless otherwise specified.)






















REGISTER MAP

DEVICE ADDRESS: D4H (11010100)

Status/Control Register (Read/Write) Memory Location: 00, Reset State: x1xx 0xxx

BIT	NAME	RESET	TYPE	FUNCTION					
7	TMR_RST OTG_STAT	0	RD/WR	Write: TMR_SRT Function ⇒ Write '1' to reset the safety timer (auto clear) ⇒ Write '0' to do nothing Read: OTG pin status ⇒ '0' - OTG pin at low level ⇒ '1' - OTG pin at high level					
6	en_stat	1	RD/WR	STAT Pin function Enable: ⇒ '0' – Disable STAT pin Function ⇒ '1' – Enable STAT pin function (default 1)					
5	STAT2	0	Read Only	Charging Status Bits: ⇒ '00' - Ready ⇒ '01' - Charge in Progress					
4	STAT1	0	Read Only	⇒ '10' - Charge Done ⇒ '11' - Fault					
3	BOOST	0	Read Only	Boost Mode Status Bits: ⇒ '1' – Boost mode ⇒ '0' – Not in boost mode					
2				Fault Indication Flags: CHARGE MODE ⇒ '000' NORMAL NORMAL ⇒ '001' VBUS_OVP VBUS_OVP ⇒ '010' SLEEP_MODE OVER_LOAD					
1	FAULT<2:0>		000 Read Only	000 Read Only					⇒ '010' SELET_MODE OVEN_LOAD SELET_MODE OVEN_LOAD OF VBUS_UVLO SELET_MODE VBAT_UVLO VBAT_OVP VBAT_OVP VBAT_OVP
0					⇒ '101' THERMAL_SD THERMAL_SD ⇒ '110' TIMER_FAULT TIMER_FAULT ⇒ '111' NA NA				

Control Register (Read/Write)

Memory Location: 01, Reset State: 0011 0000

BIT	NAME	RESET	TYPE	FUNCTION
7	HAL LIMIT 1 .10.	00	RD/WR	VBUS Input Current Limit. Active when EN_ILIM2 = '0': ⇒ '00' - 100mA ⇒ '01' - 500mA
6	N_L MIT_1<1:0>			⇒ '10' - 800mA ⇒ '11' - No Input Current Limit
5	5 VLOWV<1:0>	11	RD/WR	Weak Battery Voltage Level: ⇒ '00' - 3.4V ⇒ '01' - 3.5V
4				⇒ '10' - 3.6V ⇒ '11' - 3.7V (Default)
3	TE	0	RD/WR	Termination Charge Current Enable ⇒ '0' — Disable ⇒ '1' — Enable (default)



				Charge Disable:
2	nCE	0	RD/WR	⇒ '0' — Enable (default)
				⇒ '1' – Disable
				High Impedance Mode Command:
1	HZ_MODE	0	RD/WR	⇒ '0' - Not in HiZ Mode (default)
				⇒ '1' - HiZ Mode
				Operation Mode Select:
0	OPA_MODE	0	RD/WR	⇒ '0' – Charge Mode (default)
				⇒ '1' - Boost Mode

Control/Battery Voltage Register (Read/Write) Memory Location: 02, Reset State: 0000 1010

BIT	NAME	RESET	TYPE	FUNCTION
7				
6				
5	VOREG<5:0>	000110	RD/WR	Battery Regulation Voltage Configuration.
4	VOINED V.0/	000110	ND/ WIN	battery negatation voltage configuration.
3				
2				
1	OTG_PL	1	RD/WR	OTG Pin Polary Setting: ⇒ '0' - BOOST Enable when OTG = Logic_LO ⇒ '1' - BOOST Enable when OTG = Logic_HI (default)
0	OTG_EN	0	RD/WR	OTG Pin Control Enable: ⇒ '0' - Disable OTG pin Function (default) ⇒ '1' - Enable OTG pin Function

Vender/Part/Revision Register (Read only) Memory Location: 03, Reset State: 0101 000x

BIT	NAME	RESET	TYPE	FUNCTION
7			Read	
6	VENDER<2:0>	010	Only	Vender Code
5			Offig	
4	PN<1:0>	10	Read	 Part Number Code
3	111/~1.0/	10	Only	i art number code
2			Read	
1	REVISION<2:0>	001	Only	Revision Code
0			Oilly	



Battery Termination/Fast Charge Current Register (Read/Write) Memory Location: 04, Reset State: 0000 0001

BIT	NAME	RESET	TYPE	FUNCTION
7	RESET	0	RD/WR	Charger Reset. (No function in BOOST Mode) ⇒ Write '0' - No effect ⇒ Write '1' - Reset Charge Mode
6				Charge Current Setting Bits:
5	ICHG<2:0>	000	RD/WR	\Rightarrow LSB = 100mA;
4				⇒ MSB=400mA
3	ICHRG_OFFSET	0	RD/WR	Min Charge Current Level:
2				Termination Current Setting Bits:
1	ITERM<2:0>	001	RD/WR	⇒ LSB= 50mA
0				⇒ MSB = 200mA

Special Charger Voltage/Enable Pin Status Register Memory location: 05, Reset state: 001X X100

BIT	NAME	RESET	TYPE	FUNCTION
7	ICHG<4>	0	RD/WR	Extra Added Charge Current Setting Bit:
6	ICHG<3>	0	RD/WR	Extra Added Charge Current Setting Bit:
5	LOW_CHG	0	RD/WR	Force Low Charge Current: ⇒ '0' - Configured by ICHG<4:0> ⇒ '1' - Force 550mA
4	DPM_STATUS	0	Read Only	DPM Status: □ '0' - DPM_Mode is Not Active □ '1' - DPM_Mode is Active
3	CD_STATUS	0	Read Only	CD Pin Status: ⇒ '0' - CD pin is at Logic_L0 ⇒ '1' - CD pin is at Logic_HI
2 1 0	VINDPM<2:0>	100	RD/WR	Special Charger Voltage:



Safety Limit Register (READ/WRITE, Write only once after reset!) Memory location: 06, Reset state: 01000000

BIT	NAME	RESET	TYPE	FUNCTION
7				Maximum Chargo Current
6	IMCHRG<3:0>	0100	RD/WR	Maximum Charge Current: Battery Charge Current is set by ICHG<4:0> or IMCHRG<3:0> which is
5	IMCIMU< 3.0>	0100	ND/ WN	lower.
4				IOWCI.
3				Maximum Battery Regulation Voltage:
2	VMREG<3:0> 000	0000 RD/WR	Battery Regulation voltage is set by VMREG<3:0> or VOREG<5:0> which	
1		0000	0000 ND/WIN	is lower.
0				is lower.

Extra Current Limit and DPM level setting(READ/WRITE)

Memory location: 07, Reset state: 00000000

BIT	NAME	RESET	TYPE	FUNCTION	
7		0000	RD/WR	Special Charger Voltage Addition: 5.12V	
6	VINDOM -C-25			Special Charger Voltage Addition: 2.56V	
5	VINDPM<6:3>			Special Charger Voltage Addition: 1.28V	
4				Special Charger Voltage Addition: 640mV	
				Input Limit Setting Selection:	
3	EN_ILIM2	0	RD/WR	\Rightarrow 0 - Input Limit is set by IIN_LIMIT_1<1:0> = REG01<7:6>	
				\Rightarrow 1 - Input Limit is set by IIN_LIMIT_2<2:0> = REG07<2:0>	
		000 RD/WR		VBUS Input Current Limit Active when EN_ILIM2=1:	
2	IN_LIMIT_2 <2:0>			⇒ '000'-300mA	
				⇒ '001'-500mA	
1 1				⇒ '010'-800mA	
			⇒ '011' - 1200mA		
				⇒ '100' - 1500mA	
				⇒ '101'-2000mA	
0				⇒ '110'-3000mA	
				⇒ '111'-5000mA	



APPLICATION INFORMATION

VBUS INPUT/OUTPUT CURRENT LIMIT

ETA6937 is able to configure VBUS Input/Output current limit by I2C.

For input current limit, there are 2 ways to configure, IIN_LIM_1[1:0] when EN_ILIM2[] =0, or IIN_LIM_2[2:0] when EN_ILIM2[] =1.

EN_ILIM2[]	IIN_ILIM_2[2:0]	IIN_ILIM_1[1:0]	VBUS INPUT CURRENT LIMIT (mA)	
	XXX	00	100	
0	XXX	01	500	
0	XXX	10	800	
	XXX	11	No Current Limit	
	000	XX	300	
	001	XX	500	
	010	XX	800	
1	011	XX	1200	
7 /	100	XX	1500	
	101	XX	2000	
	110	XX	3000	
	111	XX	5000	

Output current limit is understood as BOOST output current limit is 1.2A. Beside the current limit, BOOST output current limit is reduced to 500mA when VBUS is under 3.0V (Typically).

DPM LEVEL CONFIGURATION

 $\label{eq:VINDPM} $$VINDPM$<0> = 80mV, VINDPM$<1> = 160mV, VINDPM$<2> = 320mV, VINDPM$<3> = 640mV, VINDPM$<4> = 1280mV, VINDPM$<5> = 2560mV, VINDPM$<6> = 5120mV, and OFFSET = 4.2V$

VHOLD (V) = 4.2 + 0.08*VINDPM < 0> + 0.16*VINDPM < 1> + 0.32*VINDPM < 2> + 0.64*VINDPM < 3> + 1.28*VINDPM < 4> + 2.56*VINDPM < 5> + 5.12*VINDPM < 6>

BATTERY TERMINATION CURRENT

ITERM[2:0]	TERMINATION CURRENT ITERM(mA)
000	50
001	100
010	150
011	200
100	250
101	300
110	350
111	400



BATTERY CHARGE CURRENT

ETA6937 uses ICHG[4:0], ICHG_OFFSET[] and IMCHG[3:0] to configure Battery Charge Current. While ICHG[4:0], and ICHG_OFFSET[] are bits to configure the regulation target, IMCHG[3:0] are bits to set maximum Battery Charge Current IC can do. This means Loop will regulate Battery Charge Current at which is lower.

ICHCLVOI	CHARGE CURRENT ICHRG (MA	
ICHG[4:0]	ICHG_OFFSET[]=0	ICHG_OFFSET[]=1
00000	550	650
00001	650	750
00010	750	850
00011	850	950
00100	950	1050
00101	1050	1150
00110	1150	1250
00111	1250	1350
01000	1350	1450
01001	1450	1550
01010	1550	1650
01011	1650	1750
01100	1750	1850
01101	1850	1950
01110	1950	2050
01111	2050	2150
10000	2150	2250
10001	2250	2350
10010	2350	2450
10011	2450	2550
10100	2550	2650
10101	2650	2750
10110	2750	2850
10111	2850	2950
11000	2950	3050
11001	3050	3150
11010	3050	3150
11011	3050	3150
11100	3050	3150
11101	3050	3150
11110	3050	3150
11111	3050	3150

IMCHRG[3:0]	MAXIMUM LIMIT CHARGE CURRENT IMCHRG(mA)		
IMCHNU[3.0]	ICHG_OFFSET[]=0	ICHG_OFFSET[]=1	
0000	550	650	
0001	750	850	
0010	950	1050	
0011	1150	1250	
0100	1350	1450	
0101	1550	1650	
0110	1750	1850	
0111	1950	2050	
1000	2150	2250	
1001	2350	2450	
1010	2550	2650	
1011	2750	2850	
1100	2950	3050	
1101	3050	3150	
1110	3050	3150	
1111	3050	3150	



BATTERY REGULATION VOLTAGE

ETA6937 uses VOREG[5:0] and VMREG[3:0] to configure Battery regulation voltage. While VOREG[5:0] are bits to configure the regulation target, VMREG[3:0] are bits to set maximum Battery voltage IC can do. This means Loop will regulate battery voltage at which is lower.

VOREG[5:0]	VBAT (V)	VOREG[5:0]	VBAT (V)
000000	3.5	100000	4.14
000001	3.52	100001	4.16
000010	3.54	100010	4.18
000011	3.56	100011	4.2
000100	3.58	100100	4.22
000101	3.6	100101	4.24
000110	3.62	100110	4.26
000111	3.64	100111	4.28
001000	3.66	101000	4.3
001001	3.68	101001	4.32
001010	3.7	101010	4.34
001011	3.72	101011	4.36
001100	3.74	101100	4.38
001101	3.76	101101	4.4
001110	3.78	101110	4.42
001111	3.8	101111	4.44
010000	3.82	110000	4.44
010001	3.84	110001	4.44
010010	3.86	110010	4.44
010011	3.88	110011	4.44
010100	3.9	110100	4.44
010101	3.92	110101	4.44
010110	3.94	110110	4.44
010111	3.96	110111	4.44
011000	3.98	111000	4.44
011001	4	111001	4.44
011010	4.02	111010	4.44
011011	4.04	111011	4.44
011100	4.06	111100	4.44
011101	4.08	111101	4.44
011110	4.1	111110	4.44
011111	4.12	111111	4.44

VMREG[3:0]	MAX BATTERY REGULATION (V)	
0000	4.2	
0001	4.22	
0010	4.24	
0011	4.26	
0100	4.28	
0101	4.3	
0110	4.32	
0111	4.34	
1000	4.36	
1001	4.38	
1010	4.4	
1011	4.42	
1100	4.440 (Max)	
1101	4.440 (Max)	
1110	4.440 (Max)	
1111	4.440 (Max)	



FUNCTION DESCRIPTION

MAIN OPERATION STATE DIAGRAM





Figure 1: Main State Machine Chart

CHARGER OPERATION OPERATION CHART FLOW IN CHARGE MODE





BAD ADAPTOR DETECTION

IC performs the bad adaptor detection by applying a current sink to VBUS. If the VBUS is higher than $V_{\text{IN_MIN}}$ for 30ms, the adaptor is good and the charge process begins. Otherwise, if the VBUS drops below $V_{\text{IN_MIN}}$, a bad adaptor is detected. Then, the IC disables the current sink, sends STAT pin a fault pulse, and set FAULT[2:0] following related condition. After a holding time in 2s, the IC repeats adaptor detection process.




Figure 2: Bad Adaptor Detection Process Flow Chart

CHARGING PROFILE




Figure 3: Typical Charging Profile. Case of being without Input Current Limit






Figure 4: Typical Charging Profile. Case of being with Input Current Limit

CHARGER 30-MINNUTE SAFETY TIMER / 32-SECOND WATCHDOG TIMER / HOLD RECHARGE CYCLE

When a good adapter is attached, IC always starts 30-Minute Mode. In 30-Minute Mode, IC enable 30 minute timer. If 30 minute timer is expires, IC enters Fault State, sends STAT a fault pulse, sets FAULT[2:1] = [110].

Any writing action from I2C will make IC exit 30-Minute Mode to enter 32-Second Mode.

During 32-Second Mode, IC enables 32s timer. The timer is reset when I2C writes '1' to TMR_RST[]. If 32s timer expires, IC exits 32-Second Mode then back to 30-Minute Mode.

Then follow different battery conditions IC will behave different ways:

- ➤ VBAT is below HOST supply Power Good Level. VBAT is too low that not enough to supply the HOST. Then Charger stays in 30-Minute Mode with low charge current. This operation is maintained until HOST sends any writing command via I2C. Otherwise, IC will enter FAULT_STATE when 30 minute expires.
- ➤ VBAT is good for HOST but not too high, below VBAT_LOW level (close to full power level), HOST is able to send writing command to IC via I2C, then IC disable 30-Minute Mode and enter 32-Second Mode. In 32-Second Mode, Charger operates at Register Configured Charge Current, IOREG[5:0] and IMREG[3:0]. In case need to maintain full charge condition, HOST must write "1" to TMR_RST[] before 32 second expires to restart 32 minute counter. Otherwise, IC will exits 32-Minute Mode when 32 minute timer expires, then back to 30-Minute Mode.
- ➤ VBAT is higher than VBAT_LOW. Some system battery is not recharge when Battery voltage level is close to full level to avoid more battery recharge cycle. HOST will decide to start new charge cycle by sending a writing command to IC via I2C. Or keep IC in Standby time.

SAFETY LIMIT REGISTER

It is required to change safety Limit Register at first before do any writing action to other register. Otherwise safety limit register is writing protected. Protection is released either reset charger cycle or if battery voltage is decreased to under VSHORT.

INPUT CURRENT LIMIT REGULATION

During the charging process, if the Q1 current exceeds input current limit, Q1 will be controlled into limit loop, PMID voltage will decrease. Once charge detects PMID voltage drop for more than $I_{N_LIM} * R_{Q1}$,), the charge current begins to taper down to prevent any further drop of PMID voltage. When the IC enters this mode, the charge current is lower than the set value and the VIN_ILIM bits are set. This feature makes the part be not over power that heat the part much.



DYNAMIC POWER MANAGEMENT

During the charging process, if the input power source is not able to support the programmed or default charging current, the VBUS voltage will decrease. Once the VBUS drops to VIN_DPM (default 4.52V), the charge current begins to taper down to prevent any further drop of VBUS. When the IC enters this mode, the charge current is lower than the set value and the special charger bit is set. This feature makes the IC compatible with adapters having different current capabilities.

THERMAL REGULATION

During the charging process, if the junction temperature is above T_{FB} (120°C), the charge current is reduced. Charge current is reduced to minimum level (550mA) when junction temperature hits 130°C. This feature makes the IC be not over temperature during high charge current at low battery voltage. When battery voltage high enough, power crosses the part is lower, junction temperature is lower, then battery is charged with full set current.

Beside the thermal regulation, part is protected by second temperature protection, thermal shutdown. When junction temperature hit T_{SHUT}, IC will be turn off until part cold down 20°C. This feature is active for both Charge Mode and Boost Mode.

LINEAR CHARGE — PRECONDITION CHARGE

To prevent battery from explosion when the voltage is too low, under V_{BAT_SHORT}, IC charges battery with a linear current, l_{SHORT} is programmed by level of VBUS.

ETA6937 also swaps to use linear charge when charge current is less than 250mA. Condition is from FOLDBACK or TOPOFF conditions.

CHARGE COMPLETE

When Charge Current hits termination threshold and IC still detect valid battery, IC indicates charge complete. In this condition, if IC is still in 32-Second Mode, IC allows to recharge when battery voltage drops below recharge threshold. In case 32-Second timer expire, IC will set nCE[] = 1 to not allow recharge. New charge cycle will not start until nCE[] is cleared to '0' or re-plugging VBUS.

BOOST MODE OPERATION

BOOST 32-SECOND WATCHDOG TIMER

Boost always operates in 32–Second Mode. Once Boost is enabled, IC starts 32 second timer. This timer could be reset by writing '1' to TMR_RST[] via I2C. Once the 32–second timer expires, the IC turns off the boost converter by clear OTG_EN[] or OPA_MODE[], enunciates the fault pulse from the STAT pin and sets fault status bits in the status register.

BOOST START-UP

Boost starts when either {OTG is held at Logic_HI and OTG_EN[] = 1} or OPA_MODE[] = 1. When one of these conditions occurs, IC starts to monitor battery voltage. If battery voltage is above UVLO and under OVP thresholds, IC enables BOOST Converter.


Q1 is enabled right Boost Converter is enabled. There is a Boost output current limit is integrated in Q1 Module. IC also provide BST_ILIM[] to configure Boost Output Current Limit.




PCB GUIDELINES

Please always put PMID capacitor closet to the PMID pins and GND pins, with wires directly connected to the PMID and GND balls. DONOT connect the negative terminal of PMID capacitor to the ground plane, while the GND balls are also connected to the ground plane. As such PMID capacitor serves as the input capacitor of switching charger, and if the capacitor is connected to the GND pins thru ground plane, 2 serial vias (capacitor to ground plane and ground plane to GND pins) are introduced, which means a serial parasitic inductor is placed between the input capacitor and the real input pins. And thus, the decoupling function of such input capacitor is compromised. So, lots of switching noise may no longer be filtered by the input capacitor, and it leads to instability of the switching charger.

Following illustration shows the correct way to place the input capacitor.



BLOCK DIAGRAM





PACKAGE OUTLINE

Package: CSP-20 (4x5 balls)

