

M


```
text:
    addi t0, t0, 1
    fdiv a0, a4, a5
    ...
    j formal_entry
data:
    ...
secret:
    .byte 0x0
formal_entry:
```

微架构状态设置程序本体


M'

```
text:
    addi t0, t0, 1
    fdiv a0, a4, a5
    ...
    j formal_entry
data:
    ...
secret:
    .byte 0x1
formal_entry:
```


微架构状态设置程序变体



SoC



波形 W



波形 W'