

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2021 Fall


Assignment Name Goes Here

December 10, 2022


Student name: Zeynep Yeşilkaya $Student\ Number: \\b2210356048$

1 Problem Definition


Two's complement is the way a computer uses to represent signed (positive, negative, and zero) integers. It is a mathematical operation to reversibly convert a positive binary number into a negative binary number with an equivalent (but negative) value



A multiplexer (MUX) is a combinational logic circuit designed to switch one of several input lines through to a single common output line by the application of a control signal. A MUX has a maximum of 2 n data inputs. One of the inputs is connected to the output based on the value of the selection line(s). There will be 2 n possible combinations of 1s and 0s.



A full adder is a combinational logic circuit that forms the arithmetic sum of three binary numbers.



2 Solution Implementation

First, a two's complementer was implemented. Then a full adder was implemented. 4bit rca was implemented using this full adder. Adder-subtractor was implemented using theese 4bit rca, multiplexer and two's complementer.

```
1 module two_s_complement(In,Out);
2    input [3:0] In;
3    output [3:0] Out;
4    
5    assign Out[3] = In[3] ^ (In[2] | In[1] | In[0]);
6    assign Out[2] = In[2] ^ (In[1] | In[0]);
7    assign Out[1] = In[1] ^ In[0];
```

```
assign Out[0] = In[0];
8
   endmodule
10
11
12
   module full_adder(
13
       input A,
14
       input B,
15
       input Cin,
16
       output S,
17
       output Cout
18
   );
19
       assign {Cout, S} = A + B + Cin;
20
21
   endmodule
22
23
   module four_bit_2x1_mux(In_1, In_0, Select, Out);
25
            input [3:0] In_1;
            input [3:0] In_0;
27
            input Select;
            output [3:0] Out;
29
            assign Out = (Select) ? In_1 : In_0;
31
   endmodule
33
34
35
   module four_bit_rca(
36
       input [3:0] A,
37
38
       input [3:0] B,
       input Cin,
39
       output [3:0] S,
40
       output Cout
41
   );
42
43
       wire s1,s2,s3,c1,c2,c3;
       full_adder u1(A[0],B[0],Cin,S[0],c1);
44
       full_adder u2(A[1],B[1],c1,S[1],c2);
       full_adder u3(A[2],B[2],c2,S[2],c3);
46
       full_adder u4(A[3],B[3],c3,S[3],Cout);
48
   endmodule
50
51
   module four_bit_adder_subtractor(A, B, subtract, Result, Cout);
       input [3:0] A;
54
       input [3:0] B;
55
```

```
input subtract;
56
       output [3:0] Result;
       output Cout;
58
       wire [3:0] result_of_mux;
       wire Cin=0;
60
       wire [3:0] complement_B;
62
       two_s_complement two_s_complementer(B, complement_B);
63
       four_bit_2x1_mux mux(complement_B,B,subtract,result_of_mux);
64
       four_bit_rca rca(A, result_of_mux, Cin, Result, Cout);
65
66
   endmodule
```

3 Testbench Implementation

In this part, codes are tested. To change the values, double for was used in some parts, 8-bit count was used in some parts.

```
1
   module two_s_complement_tb;
       reg[3:0] In;
3
       reg[3:0] count = 4'b0000;
       wire[3:0] Out;
5
6
       integer i;
       two_s_complement UUT(In,Out);
8
       initial begin
9
            $dumpfile("two_s_complement.vcd");
10
11
            $dumpvars;
            for(i = 0; i < 16; i++) begin
12
                 {In[3], In[2], In[1], In[0]} = count;
                 count +=1;
14
                #10;
            end
16
            $finish;
       end
18
   endmodule
```



Figure 1: Two's Complement

```
module full_adder_tb;
       reg In_1;
2
       reg In_0;
3
       reg Cin=0;
4
       wire S;
5
       reg[2:0] count = 3'b000;
       wire Out;
7
       integer i;
9
        full_adder UUT(In_1,In_0,Cin,S,Out);
10
11
        initial begin
12
            $dumpfile("full_adder.vcd");
13
            $dumpvars;
14
            for(i = 0; i < 8; i++) begin
15
                 {In_1, In_0, Cin} = count;
16
                 count +=1;
17
                 #10;
18
            end
19
            $finish;
20
        end
^{21}
   endmodule
```



Figure 2: Full Adder

```
module four_bit_rca_tb;
       reg[3:0] In_0;
3
       reg[3:0] In_1;
       reg Cin=0;
5
       reg[7:0] count = 8'b00000000;
6
       wire[3:0] S;
7
8
       wire Out;
       integer i;
9
10
       four_bit_rca UUT(In_0,In_1,Cin,S,Out);
11
12
```

```
initial begin
13
            $dumpfile("four_bit_rca.vcd");
14
            $dumpvars;
15
            for(i=0;i<256;i++) begin</pre>
16
              {In_1[3], In_1[2], In_1[1], In_1[0]
17
               ,In_0[3],In_0[2],In_0[1],In_0[0] = count;
               count +=1;
19
              #10;
            end
21
            $finish;
       end
23
   endmodule
```




Figure 3: Four Bit Rca

```
module four_bit_2x1_mux_tb;
            reg [3:0] In_1;
2
            reg [3:0] In_0;
3
            reg Select=0;
4
            wire [3:0] Out;
            reg[7:0] count = 8'b00000000;
6
            integer i;
8
            four_bit_2x1_mux UUT(In_1, In_0, Select, Out);
10
11
            initial begin
                     $dumpfile("four_bit_2x1_mux.vcd");
12
                     $dumpvars;
13
                     for(i=0;i<256;i++) begin</pre>
14
                              {In_1[3], In_1[2], In_1[1], In_1[0]
15
                     ,In_0[3],In_0[2],In_0[1],In_0[0] = count;
16
                              count +=1;
17
                              #10;
18
                     end
19
                     Select=1;
20
                     for(i=0;i<256;i++) begin</pre>
21
```



Figure 4: Four Bit 2x1 Mux

```
module four_bit_adder_subtractor_tb;
2
        reg [3:0] A;
3
        reg [3:0] B;
4
5
        reg subtract;
        wire [3:0] Result;
7
        wire Cout;
9
        integer i;
10
        integer j;
11
        integer k;
12
13
14
        four_bit_adder_subtractor UUT(A, B, subtract, Result, Cout);
15
16
        initial begin
17
            $dumpfile("four_bit_adder_subtractor.vcd");
18
             $dumpvars;
19
20
            for (i=0; i<2; i++) begin</pre>
21
22
                 subtract=i;
                 for(j=0;j<16;j++)begin</pre>
23
                      A = j;
24
                      for (k=0; k<16; k++) begin</pre>
25
26
                          B = k;
```

```
27 #10;
28 end
29 end
30 end
31 $finish;
32 end
33
34 endmodule
```




Figure 5: Four Bit Adder Subtractor

References

- http://www.asic-world.com/examples/verilog/mux.html