



HACETTEPE UNIVERSITY  
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2021 FALL

---

**Assignment Name Goes Here**

---


December 10, 2022

*Student name:*  
Zeynep YEŞİLKAYA


*Student Number:*  
b2210356048

## 1 Problem Definition


Two's complement is the way a computer uses to represent signed (positive, negative, and zero) integers. It is a mathematical operation to reversibly convert a positive binary number into a negative binary number with an equivalent (but negative) value



A multiplexer (MUX) is a combinational logic circuit designed to switch one of several input lines through to a single common output line by the application of a control signal. A MUX has a maximum of  $2^n$  data inputs. One of the inputs is connected to the output based on the value of the selection line(s). There will be  $2^n$  possible combinations of 1s and 0s.



A full adder is a combinational logic circuit that forms the arithmetic sum of three binary numbers.



## 2 Solution Implementation

First, a two's complementer was implemented. Then a full adder was implemented. 4bit rca was implemented using this full adder. Adder-subtractor was implemented using these 4bit rca, multiplexer and two's complementer.

```

1 module two_s_complement(In,Out);
2     input [3:0] In;
3     output [3:0] Out;
4
5     assign Out[3] = In[3] ^ (In[2] | In[1] | In[0]);
6     assign Out[2] = In[2] ^ (In[1] | In[0]);
7     assign Out[1] = In[1] ^ In[0];

```

```

8         assign Out[0] = In[0];
9
10    endmodule
11
12
13    module full_adder(
14        input A,
15        input B,
16        input Cin,
17        output S,
18        output Cout
19    );
20        assign {Cout, S} = A + B + Cin;
21
22    endmodule
23
24
25    module four_bit_2x1_mux(In_1, In_0, Select, Out);
26        input [3:0] In_1;
27        input [3:0] In_0;
28        input Select;
29        output [3:0] Out;
30
31        assign Out = (Select) ? In_1 : In_0;
32
33    endmodule
34
35
36    module four_bit_rca(
37        input [3:0] A,
38        input [3:0] B,
39        input Cin,
40        output [3:0] S,
41        output Cout
42    );
43        wire s1,s2,s3,c1,c2,c3;
44        full_adder u1(A[0],B[0],Cin,S[0],c1);
45        full_adder u2(A[1],B[1],c1,S[1],c2);
46        full_adder u3(A[2],B[2],c2,S[2],c3);
47        full_adder u4(A[3],B[3],c3,S[3],Cout);
48
49    endmodule
50
51
52
53    module four_bit_adder_subtractor(A, B, subtract, Result, Cout);
54        input [3:0] A;
55        input [3:0] B;

```

```

56     input subtract;
57     output [3:0] Result;
58     output Cout;
59     wire [3:0] result_of_mux;
60     wire Cin=0;
61     wire [3:0] complement_B;
62
63     two_s_complement two_s_complementer(B,complement_B);
64     four_bit_2x1_mux mux(complement_B,B,subtract,result_of_mux);
65     four_bit_rca rca(A,result_of_mux,Cin,Result,Cout);
66
67 endmodule

```

### 3 Testbench Implementation

In this part, codes are tested. To change the values, double for was used in some parts, 8-bit count was used in some parts.

```

1
2 module two_s_complement_tb;
3     reg[3:0] In;
4     reg[3:0] count = 4'b0000;
5     wire[3:0] Out;
6     integer i;
7     two_s_complement UUT(In,Out);
8
9     initial begin
10         $dumpfile("two_s_complement.vcd");
11         $dumpvars;
12         for(i = 0;i < 16;i++) begin
13             {In[3],In[2],In[1],In[0]} = count;
14             count+=1;
15             #10;
16         end
17         $finish;
18     end
19 endmodule

```




Figure 1: Two's Complement

```

1 module full_adder_tb;
2     reg In_1;
3     reg In_0;
4     reg Cin=0;
5     wire S;
6     reg[2:0] count = 3'b000;
7     wire Out;
8     integer i;
9
10    full_adder UUT(In_1,In_0,Cin,S,Out);
11
12    initial begin
13        $dumpfile("full_adder.vcd");
14        $dumpvars;
15        for(i = 0;i < 8;i++) begin
16            {In_1,In_0,Cin} = count;
17            count+=1;
18            #10;
19        end
20        $finish;
21    end
22
23 endmodule

```




Figure 2: Full Adder

```

1 module four_bit_rca_tb;
2
3     reg[3:0] In_0;
4     reg[3:0] In_1;
5     reg Cin=0;
6     reg[7:0] count = 8'b00000000;
7     wire[3:0] S;
8     wire Out;
9     integer i;
10
11    four_bit_rca UUT(In_0,In_1,Cin,S,Out);
12

```

```

13     initial begin
14         $dumpfile("four_bit_rca.vcd");
15         $dumpvars;
16         for(i=0;i<256;i++) begin
17             {In_1[3],In_1[2],In_1[1],In_1[0]
18              ,In_0[3],In_0[2],In_0[1],In_0[0]} = count;
19             count+=1;
20             #10;
21         end
22         $finish;
23     end
24 endmodule

```




Figure 3: Four Bit RCA

```

1  module four_bit_2x1_mux_tb;
2      reg [3:0] In_1;
3      reg [3:0] In_0;
4      reg Select=0;
5      wire [3:0] Out;
6      reg[7:0] count = 8'b00000000;
7      integer i;
8
9      four_bit_2x1_mux UUT(In_1, In_0, Select, Out);
10
11     initial begin
12         $dumpfile("four_bit_2x1_mux.vcd");
13         $dumpvars;
14         for(i=0;i<256;i++) begin
15             {In_1[3],In_1[2],In_1[1],In_1[0]
16              ,In_0[3],In_0[2],In_0[1],In_0[0]} = count;
17             count+=1;
18             #10;
19         end
20         Select=1;
21         for(i=0;i<256;i++) begin

```

```

22         {In_1[3],In_1[2],In_1[1],In_1[0]
23         ,In_0[3],In_0[2],In_0[1],In_0[0]} = count;
24         count+=1;
25         #10;
26     end
27     $finish;
28 end
29 endmodule

```




Figure 4: Four Bit 2x1 Mux

```

1  module four_bit_adder_subtractor_tb;
2
3      reg [3:0] A;
4      reg [3:0] B;
5      reg subtract;
6
7      wire [3:0] Result;
8      wire Cout;
9
10     integer i;
11     integer j;
12     integer k;
13
14
15     four_bit_adder_subtractor UUT(A, B, subtract, Result, Cout);
16
17     initial begin
18         $dumpfile("four_bit_adder_subtractor.vcd");
19         $dumpvars;
20
21         for(i=0;i<2;i++)begin
22             subtract=i;
23             for(j=0;j<16;j++)begin
24                 A = j;
25                 for(k=0;k<16;k++)begin
26                     B = k;

```

```

27                                     #10;
28                                     end
29                             end
30                     end
31             $finish;
32     end
33
34 endmodule

```




Figure 5: Four Bit Adder Subtractor



## References

- <http://www.asic-world.com/examples/verilog/mux.html>
- <https://cdn-uploads.piazza.com/paste/itmvemweb267cd/20ca9bf7d8564d6df9dde83edddff107faef5/IcarusVerilogGuide2022.pdf>