

Release Note:

1.Rev 1.2 change list


- Add TRST and SRST.
- Add LSE Y1 (32.768kHz) C17/C18(2pF)
- Add HSE Y2 (16MHz) C19/C21(22pF)

2.Rev 2.0 change list



- Add Pull up resistor on SRST.
- Separate header: J7,J19 for MCU and J11,J14 for CYW.
- WL_JTAG connector(J20) change to DNI.
- Change Auth IC footprint to Auth IC 3.0.
- Change LED power supply from VDDIO.
- Change power adaptor PN.
- Change GND pin type to ring type.
- Remove unused CYW RSVD2,3,4,5,6 connect to header.
- Add FTDI-MCU UART CTS and RTS.
- Add BT_UART bypass MCU mode(Add SW4 , J13)
- Unused GPIO bring out to MCU header.
- Remove I2S:MCU<->CYW, ETM, CYW<->Auth IC.
- Remove BT PA external power supply selection.

3.Rev2.1 reference CYW9WLWCDEVAL3 rev1.0 Routing.



Block Diagram		
CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW9WLWCDEVAL2		
Size B	Document Number 630-90571-01	Rev 2.1
Date:	Friday, June 22, 2018	Sheet 1 of 9







STM32L4A6VG		
CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title		
CYW9WLWCDEVAL2		
Size	Document Number	
B		630-90571-01
Date:		Friday, June 22, 2018
Sheet		2 of 9
		Rev
		2.1




SW3:CYW BT UART Routing	
Position A	CYW-MCU
Position B	CYW-FTDI



Periphery





J23 :WL JTAG	
2	JTAG TMS
4	JTAG TCK
6	JTAG TDO
8	JTAG TDI
10	JTAG TRST


JTAG mode	
A	JTAG
B	No JTAG

SDIO/SPI Interface									
SDIO					SPI				
MCU			CYW		MCU			CYW	
PC8	SDIO_D0	<>	25	SDIO_D0	PC11	SPI_MISO	<>	25	SPI_MISO
PC9	SDIO_D1	<>	22	SDIO_D1	PC9	GPIO	<>	22	SPI_IRQ
PC10	SDIO_D2	<>	21	SDIO_D2	PC10	Unused	<>	21	GND
PC11	SDIO_D3	<>	23	SDIO_D3	PA4	SPI_NSS	<>	23	SPI_CS
PC12	SDIO_CK	<>	24	SDIO_CK	PC10	SPI_CLK	<>	24	SPI_CLK
PD2	SDIO_CMD	<>	26	SDIO_CMD	PC12	SPI_MOSI	<>	26	SPI_MOSI
PA4	MCU_PA4				PC8	Unused			

Carrier Board-WLAN Part


CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW9WLWCDEVAL2		
Size B	Document Number 630-90571-01	Rev 2.1
Date:	Friday, June 22, 2018	Sheet 5 of 9

CYW RSVD header & Audio off-load




J17:CYW header





2, 4, 6, 8:CYW BT I2S			
9	BT_I2C_SDA	10	BT_I2C_SCL
11	BT_GPIO_2	12	BT_GPIO_3
13	BT_GPIO_4	14	BT_GPIO_5
15	WL UART TX	16	WL UART RX



J12:PDM MIC ,PIR sensor and IMS_INT to CYW




J20:1-4 CYW BT REG ON 5-6 CYW BT DEV WAKE



Carrier Board-BT Part

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.			
Title			
CYW9WLWCDEVAL2			
Size	Document Number		Rev
B	630-90571-01		2.1
Date:	Friday, June 22, 2018	Sheet	6 of 9



A
