Discussion #8:

HLS Optimizations on FPGA

Daniel Tan, Jason Lau, and Jason Cong



Outline

- Tutorial: HLS Optimization on FPGA for Lab 4
 - How to "profile" the kernel
 - How to boost performance
 - How to avoid pitfalls / tool bugs
 - How to reduce high-level synthesis time
 - How to optimize resource usage

- Where is the bottleneck for the Lab 4 kernel?
 - You already knew that in your Lab 3:-)
 - But where it the bottleneck after some optimizations?
 - RTL is cycle accurate

	Latency min	(cycles) max	Iteration Latency	Initiation achieved	Interval target	Trip Count	 Pipelined
- main_loop_tile_h_main_loop_tile_w + main_loop_i ++ set_bias_L ++ conv_L ++ relu_L ++ maxpool_L	246701161496 61668316928 12544 240844809 25088	61668316928 12544	240891863 2 13		- - 1 1 1	4 256 12544 80281600 12544 3136	, 1

How do I know which loop is it?

```
// Convolution
                                                                                                        Latency (cycles)
for (int i = 0; i < kNum; ++i) {
  for (int h = 0; h < kTileH; ++h) {</pre>
                                                                     Loop Name
                                                                                                       min
    for (int w = 0; w < kTileW; ++w) {
     for (int p = 0; p < kKernel; ++p) {</pre>
                                                      - main_loop_tile_h_main_loop_tile_w
                                                                                                   246701161496
       for (int q = 0; q < kKernel; ++q)
                                                       + main_loop_i
                                                                                                    61668316928
         C[h][w] += weight[i][j][p][q] *
                                                        ++ set_bias_L
                                                                                                           12544
                    input[j][h + p][w + q];
                                                        ++ main_loop_i.2
                                                                                                      240844809|
                                                        ++ relu L
                                                                                                           250881
                                                        ++ maxpool_L
                                                                                                            9413
```

max

246701161496

61668316928

240844809

12544

25088

9413

How do I know which loop is it?

 Loop Name	Latency min	(cycles) max
- main_loop_tile_h_main_loop_tile_w + main_loop_i ++ set_bias_L ++ conv_L ++ relu_L ++ maxpool_L	246701161496 61668316928 12544 240844809 25088 9413	61668316928 12544 240844809

- How do I know which loop is it?
- What is L?

```
// Convolution
                                                                                                         Latency (cycles)
conv:
for (int j = 0; j < kNum; ++j) {
                                                                      Loop Name
                                                                                                        min
                                                                                                                         max
 for (int h = 0; h < kTileH; ++h) {
   for (int w = 0; w < kTileW; ++w) {
                                                      |- main_loop_tile_h_main_loop_tile_w
                                                                                                    246701161496|
                                                                                                                     246701161496
     for (int p = 0; p < kKernel; ++p)
                                                       + main loop i
                                                                                                     61668316928
                                                                                                                      61668316928
       for (int q = 0; q < kKernel; ++q)
         C[h][w] += weight[i][j][p][q] *
                                                        ++ set_bias_L
                                                                                                            12544
                                                                                                                             12544
                   input[j][h + p][w + q];
                                                        ++ conv L
                                                                                                       2408448091
                                                                                                                        2408448091
                                                        ++ relu L
                                                                                                            250881
                                                                                                                             25088
                                                        ++ maxpool L
                                                                                                             9413|
                                                                                                                              9413
```

```
// Convolution
                                                                           flatten
   conv:
                                                                  conv_L:
   for (int j = 0; j < kNum; ++j) {
                                                                           iter = 0; iter < kNum*kTileH*kTileW*kKernel*kKernel; iter++) {</pre>
     for (int h = 0; h < kTileH; ++h) {</pre>
                                                                    int j = iter / (kTileH*kTileW*kKernel*kKernel);
       for (int w = 0; w < kTileW; ++w) {
                                                                    int h = iter / (kTileW*kKernel*kKernel) % kTileH;
         for (int p = 0; p < kKernel; ++p) {</pre>
                                                                    int w = iter / (kKernel*kKernel) % kTileW;
           for (int q = 0; q < kKernel; ++q)
                                                                    int p = iter / kKernel % kKernel;
             C[h][w] += weight[i][j][p][q] *automatically
                                                                    int g = iter % kKernel;
                       input[j][h + p][w + q];
                                                                    C[h][w] += weight[i][j][p][g] *
                                                                               input[j][h + p][w + q];
                                                   Latency (cycles)
                                                                               Iteration
                                                                                               Initiation Interval
                                                                                                                            Trip
                Loop Name
                                                  min
                                                                                 Latency
                                                                                               achieved
                                                                                                                            Count
                                                                                                                                      Pipelined
                                                                                                              target
                                                                   max
                                             246701161496
- main loop tile h main loop tile w
                                                              246701161496
                                                                                61675290374
                                                                                                                                          no
+ main loop i
                                               61668316928
                                                                61668316928|
                                                                                  240891863
                                                                                                                                 256
                                                                                                                                          no
  ++ set_bias_L
                                                     125441
                                                                      125441
                                                                                                                              125441
                                                                                                                                          yes
  ++ conv_L
                                                 2408448091
                                                                  2408448091
                                                                                          13|
                                                                                                         3|
                                                                                                                           802816001
                                                                                                                                          yes
  ++ relu L
                                                                                           31
                                                                                                         2|
                                                     250881
                                                                      250881
                                                                                                                              125441
                                                                                                                                          yes
  ++ maxpool_L
                                                       9413
                                                                        94131
                                                                                                                                3136
                                                                                                                                          yes
```

- Where is my loop?
 - Unrolled into individual operations, no loops anymore.

```
// ReLU
                                                                                            Latency (cycles)
                                                                                                                      Iteration
relu:
                                                           Loop Name
                                                                                           min
                                                                                                          max
                                                                                                                       Latency
for (int h = 0; h < kTileH; ++h) {
#pragma HLS unroll
                                            |- main_loop_tile_h_main_loop_tile_w
                                                                                      246701161496
                                                                                                      246701161496|
                                                                                                                      61675290374
                   <del>---</del> < kTileW; ++w) {
                                             + main loop i
                                                                                       61668316928|
                                                                                                       61668316928
                                                                                                                        240891863
#pragma HLS unroll
                                              ++ set_bias_L
                                                                                              12544
                                                                                                              12544
    if(C[n][w] < 0) C[h][w] = 0;
                                              ++ conv L
                                                                                          2408448091
                                                                                                          240844809
                                                                                                                                13|
                                                             No relu
                                              ++ maxpool_L
                                                                                               94131
                                                                                                               94131
```

Outline

- Tutorial: HLS Optimization on FPGA for Lab 4
 - How to "profile" the kernel
 - How to boost performance
 - How to reduce high-level synthesis time
 - How to optimize resource usage
 - How to avoid pitfalls / tool bugs

- #pragma HLS unroll factor=<n>
- #pragma HLS pipeline II=<interval>
- #pragma HLS array_partition variable=<name> <type> \
 factor=<int> dim=<int>

- Might be useful in this lab but not required for A++:
- #pragma HLS array_reshape variable=<name> <type> dim=<int>
- #pragma HLS dataflow // insignificant effect

#pragma HLS unroll factor=<n>

only for demo not a way to achieve the best performance

How is this useful?

```
// Convolution
conv:
for (int j = 0; j < kNum; ++j) {
  for (int h = 0; h < kTileH; ++h) {</pre>
    for (int w = 0; w < kTileW; ++w) {
      for (int p = 0; p < kKernel; ++p) {
        C[h][w] += weight[i][j][p][0] *
                   input[j][h + p][w + 0];
        C[h][w] += weight[i][j][p][1] *
                   input[j][h + p][w + 1];
        C[h][w] += weight[i][j][p][2] *
                   input[j][h + p][w + 2];
        C[h][w] += weight[i][j][p][3] *
                   input[j][h + p][w + 3];
        C[h][w] += weight[i][j][p][4] *
                   input[j][h + p][w + 4];
```

#pragma HLS unroll factor=<n>

```
Compare
                                                                                  Is this good enough?
                                                                  // Convolution
// Convolution
                                                                  conv:
conv:
                                                                  for (int j = 0; j < kNum; ++j) {
for (int j = 0; j < kNum; ++j) {
                                                 Sequential
                                                                    for (int h = 0; h < kTileH; ++h) {</pre>
  for (int h = 0; h < kTileH; ++h) {</pre>
                                                                      for (int w = 0; w < kTileW; ++w) {
    for (int w = 0; w < kTileW; ++w) {
                                                   Control
                                                                        for (int p = 0; p < kKernel; ++p) {
     for (int p = 0; p < kKernel; ++p) {
                                                                          C[h][w] += weight[i][j][p][0] *
       for (int q = 0; q < kKernel; ++q) {
                                                                                     input[j][h + p][w + 0];
// if without unroll
                                                                          C[h][w] += weight[i][j][p][1] *
         C[h][w] += weight[i][j][p][q] *
                                                 Scheduling
                    input[j][h + p][w + q];
                                                                                     input[j][h + p][w + 1];
                                                                          C[h][w] += weight[i][j][p][2] *
input[j][h + p][w + 2];
                Possible to have:
                                                                          C[h][w] += weight[i][j][p][3] *
                                                                                     input[j][h + p][w + 3];
                      Rearrange operations order.
                                                                          C[h][w] += weight[i][j][p][4] *
                      Multiple operations at the same cycle.
                                                                                     input[j][h + p][w + 4];
                                                                  Data reuse.
```

#pragma HLS array_partition

```
// Convolution
                                                                 conv:
                                                                 for (int j = 0; j < kNum; ++j) {
                                                                    for (int h = 0; h < kTileH; ++h) {</pre>
                                                                      for (int w = 0; w < kTileW; ++w) {
                                                                        for (int p = 0: p < kKernel: ++p) {
                 input [kNum][kTileH+kKernel-1][kTileW+kKernel-1];
                                                                          C[h][w] += weight[i][j][p][0]
#pragma HLS array partition variable=input dim=3 cyclic factor=5
 static weight t weight[kNum][kNum][kKernel][kKernel];
                                                                          C[h][w] +=
                                                                                     weight[i][i][p][1]
#pragma HLS array_partition variable=weight dim=4 complete
                                                                          C[h][w] += weight[i][i][p][2]
                                                                          C[h][w] += weight[i][j][p][3]
                                                                          C[h][w] += weight[i][j][p][4]
                                                                                      input[]][n + p][w + 4];
```

#pragma HLS array_partition

```
// Convolution
                                                                 conv:
                                                                 for (int j = 0; j < kNum; ++j) {
                                                                   for (int h = 0; h < kTileH; ++h) {</pre>
                                                                     for (int w = 0; w < kTileW; ++w) {
                                                                       for (int p = 0: p < kKernel: ++p)
                 input [kNum][kTileH+kKernel-1][kTileW+kKernel-1];
                                                                         C[h][w] += weight[i][j][p][0] *
#pragma HLS array partition variable=input dim=3 cyclic factor=5
                                                                                    input[j][h + p][w + 0];
  static weight t weight[kNum][kNum][kKernel][kKernel];
                                                                         C[h][w] += weight[i][j][p][1] *
#pragma HLS array_partition variable=weight dim=4 complete
                                                                                    input[j][h + p][w + 1];
                                                                         C[h][w] += weight[i][j][p][2] *
                                                                                    input[j][h + p][w + 2];
                                                                         C[h][w] += weight[i][j][p][3] *
                                                     Wow!
                                                                                    input[j][h + p][w + 3];
                                                                         C[h][w] += weight[i][i][p][4] *
                                                     All in parallel!
                                                                                    input[j][h + p][w + 4];
```

```
Step 1: Read all weight and input
Step 2: Compute all multiplication
Step 3: C[h][w] += result[0]
Step 4: C[h][w] += result[1]
Step 5: C[h][w] += result[2]
Step 6: C[h][w] += result[3]
Step 7: C[h][w] += result[4]
```

```
Partition
does not help
```


```
// Convolution
conv:
for (int j = 0; j < kNum; ++j) {
  for (int h = 0; h < kTileH; ++h) {</pre>
    for (int w = 0; w < kTileW; ++w) {
      for (int p = 0; p < kKernel; ++p) {
       C[h][w] += weight[i][j][p][0] *
                   input[j][h + p][w + 0];
       C[h][w] += weight[i][j][p][1] *
                   input[j][h + p][w + 1];
       C[h][w] += weight[i][j][p][2] *
                   input[j][h + p][w + 2];
        C[h][w] += weight[i][j][p][3] *
                   input[j][h + p][w + 3];
       C[h][w] += weight[i][j][p][4] *
                   input[j][h + p][w + 4];
```

#pragma HLS pipeline II=<interval>

```
Step 1: Read all weight and inputStep 1: Read all weight and inputStep 2: Compute all multiplicationStep 2: Compute all multiplicationStep 3: C[h][w] += result[0]Step 3: C[h][w+1] += result[0]Step 4: C[h][w] += result[1]Step 4: C[h][w+1] += result[1]Step 5: C[h][w] += result[2]Step 5: C[h][w+1] += result[2]Step 6: C[h][w] += result[3]Step 7: C[h][w+1] += result[4]
```

```
// Convolution
conv:
for (int j = 0; j
   for (int w = 0; w < kTileW; ++w) {
      for (int p = 0; p < kKernel; ++p) {
       C[h][w] += weight[i][j][p][0] *
                   input[j][h + p][w + 0];
       C[h][w] += weight[i][i][p][1] *
                   input[j][h + p][w + 1];
       C[h][w] += weight[i][j][p][2] *
                   input[j][h + p][w + 2];
       C[h][w] += weight[i][j][p][3] *
                   input[j][h + p][w + 3];
       C[h][w] += weight[i][j][p][4] *
                   input[j][h + p][w + 4];
```

#pragma HLS pipeline II=1



#pragma HLS pipeline II=<interval>

only for demo not a way to achieve the best performance


Pipeline can be applied to any code block (function / loop)

Remember to put inside the code block

- #pragma HLS unroll factor=<n>
- #pragma HLS pipeline II=<interval>
- #pragma HLS array_partition variable=<name> <type> \
 factor=<int> dim=<int>


- Might be useful in this lab but not required for A++:
- #pragma HLS array_reshape variable=<name> <type> dim=<int>
- #pragma HLS dataflow // insignificant effect

- #pragma HLS array_reshape variable=<name> <type> dim=<int>
 - Really similar to #pragma HLS array_partition



X14307-110217

- #pragma HLS dataflow
 - Sounds promising?
 - No...



How to "Debug" the Performance

- Advanced Tips: How to debug pipeline? (Why the hell is my II=188 instead of 1?)
 - o _x/cnn.hw.*/CnnKernel/vivado_hls.log

INFO: [SCHED 204-61] Pipelining loop 'maxpool L'.

```
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C V load 3', /home/lau/workspace/20210228.starter-kit/lab5/cnn-krnl.cpp:79)
on array 'C V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
                                                Latency (cycles)
                                                                          Iteration
                                                                                         Initiation Interval
                                                                                                                    Trip
               Loop Name
                                                                                         achieved
                                                                                                                             Pipelined
                                               min
                                                                           Latency
                                                                                                       target
                                                                                                                    Count
                                                               max
- main_loop_tile_h_main_loop_tile_w
                                           246701161496
                                                          2467011614961
                                                                          616752903741
                                                                                                                                no
 + main loop i
                                                                            240891863
                                            61668316928
                                                           61668316928
                                                                                                                        256
                                                                                                                                no
   ++ set bias L
                                                  12544
                                                                  125441
                                                                                                                      12544
                                                                                                                                yes
                                                                                                                  80281600
   ++ conv_L
                                              240844809|
                                                              240844809|
                                                                                    13|
                                                                                                                                yes
  ++ relu L
                                                  250881
                                                                  250881
                                                                                                 21
                                                                                                                      12544
                                                                                                                                yes
                                                                                                 3 |
   ++ maxpool L
                                                   9413
                                                                   9413|
                                                                                                                       3136
                                                                                                                                yes
```

"Debug" Performance

- Advanced Tips: How to debug scheduling? (Why the hell is maxpool II=3 instead of 2?)
- c _x/cnn.hw.*/CnnKernel/
 CnnKernel/solution/
 .autopilot/db/CnnKernel_Y
 ourCode.verbose.sched.rpt


```
// Max pooling
maxpool:
for (int h = 0; h < kTileH/2; ++h) {
   for (int w = 0; w < kTileW/2; ++w) {
     output[i][h][w] = max(
          max(C[h * 2][w * 2 ], C[h * 2 + 1][w * 2 ]),
          max(C[h * 2][w * 2 + 1], C[h * 2 + 1][w * 2 + 1]));
   }
}</pre>
```

```
issue finish

29 30 -- - 33 34
```

```
Operation 308 [2/2] (1.15n)
                                           "%C V load 3 = load i17* %C V addr 5, align 4" [/home/lau/workspace/20
tore 57 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'st
ore'> <Ports = 2> <Width = 8> <Depth
ST 29: Operation 309 [2/2] (1.15ns
210228.starter-kit/lab5/cnn-krnl.c
                                                         309 'load' 'C V load 4' <Predicate = (!icmp ln75)> <Dela
                                                   The < II = 1 > < Delay = 1.15 > < Storage > < Opcode : 'load' 'st
y = 1.15> <Core = "RAM"> --->
ore'> <Ports = 2> <Width = 8> <Depth
                                     -> "%C_V_load_3 = load i17* %C_V_addr_5, align 4" [/home/lau/workspace/20
210220 starter-kit/lab5/cnn-krnl.cpp:79] ---> Operation 310 'load' 'C_V_load_3' <Predicate = (!icmp_ln75)> <Dela
v = 1.15> <Core = "RAM"> ---> Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'st
ore'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>
ST_30 : Operation 311 [1/2] (1.15ns) ---> "%C_V_load_4 = load i17* %C_V_addr_6, align 4" [/home/lau/workspace/20
210228.starter-kit/lab5/cnn-krnl.cpp:79] ---> Operation 311 'load' 'C_V_load_4' <Predicate = (!icmp_ln75)> <Dela
y = 1.15> <Core = "RAM"> ---> Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'st
ore'> <Ports = 2> <Width = 8>
                                                   ad 6 = load i17* %C V addr 7. align 4" [/home/lau/workspace/202
                                                    space/20210228.starter-kit/lab5/cnn-krnl.cpp:78]
ration 336 'load' 'C V load 6'
                                                  > <Delay = 1.15> <Core = "RAM"> ---> Core 37 'RAM' <Laten</pre>
cv = 1> <II = 1> <Delay = 1.15>
                                                    d' 'store'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>
ST_33: Operation 339 [2/2] (1.15ns) ---> "%C_V_load_7 = load i17* %C_V_addr_8, align 4" [/home/lau/workspace/202
10228.starter-kit/lab5/lib/cnn-krnl.h:32->/home/lau/workspace/20210228.starter-kit/lab5/cnn-krnl.cpp:79] ---> Ope
ration 339 'load' 'C_V_load_7' <Predicate = (!icmp_ln75)> <Delay = 1.15> <Core = "RAM"> ---> Core 37 'RAM' <Laten
cv = 1> <II = 1> <Delay = 1.15> <Storage> <Oncode : 'lead' 'store'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>
                                                    space/20210228.starter-kit/lab5/cnn-krnl.cpp:78]
                             an operation > <Delay = 1.15> <Core = "RAM"> ---> Core 37 'RAM' <Laten
                                                       <u>'store'> <Por</u>ts = 2> <Width = 8> <Depth = 802816> <RAM>
ST 34 : Operation 341 [1/2] (1.15ns) ---> "%C V load 7 = load i17* %C V addr 8, align 4" [/home/lau/workspace/202
10228.starter-kit/lab5/lib/cnn-krnl.h:32->/home/lau/workspace/20210228.starter-kit/lab5/cnn-krnl.cpp:79] ---> Ope
ration 341 'load' 'C_V_load_7' <Predicate = (!icmp_ln75)> <Delay = 1.15> <Core = "RAM"> ---> Core 37 'RAM' <Laten
cy = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>
```

How to "Debug" the Performance



Common Pitfalls for HLS

- Double check the pragma syntax
 - Invalid syntax will simply be ignored! Takes a lot of time to debug.
 - Common error: #pragma array_partitioning variable=weight_l complete
- It's been running for 15 mins. Should I wait?
 - No. Unless you know what you are doing.
 - You can achieve the A range, even the A+ range within 15 mins.
 - The very last step to achieve A++ may take hours.

Common Pitfalls for HLS

- Why is my kernel even slower after the first optimization?
 - \circ It is expected. Continue working if the estimated time is < 800 sec.
 - Vitis will do some basic optimizations if you do not.
 - You have to start anyways. :-)
- Why don't we partition everything and unroll everything?
 - You will end up hundreds of years of HLS time and a huge design lol.
 - Perform unrolling / partitioning only if necessary.
- More coming. Sure, we are going to have a lot!

HLS Optimization on FPGA for Lab 4


- Are the examples sufficient for me to achieve A?
 - No. You can probably get E
- What should I use to achieve A?
 - You have a lot of loops & high degree of parallelism!
 - o #pragma HLS unroll factor=<n>
 - o #pragma HLS pipeline II=<interval>
 - #pragma HLS array_partition variable=<name> <type> factor=<int> dim=<int>
 - & some simple loop transformations
 - One student achieved 285 GOPS with only 9 lines of changes!


HLS Optimization on FPGA for Lab 4

- What do I need to do for A+ / A++?
 - Reduce high-level synthesis (compilation) time
 - Optimize resource usage

- Partition the arrays only when necessary.
 - One array partitioned to 100 arrays should work fine.
 - You might need to wait for a while for ~500x.
 - It does not work for ~1000x.
- Copy from the large BRAM buffer to small BRAM/registers buffers
 - Partition the local buffers
- Find data reuse opportunities
 - Reuse registers (a lot of connections), not BRAM (has only two ports)

- Unroll first or pipeline first?
- Neither. Functions are your friends.
 - You can pipeline a function and call it in a pipelined loop!
 - Avoid duplicating designs.






for N (unrolled)

Easier to perform.
Only one instruction.

A real-world example (from a real HLS design)



How to Reduce Resource Usage?


Make the H and W tilling smaller

```
#define kTileH (28)
#define kTileW (56)
```

- Might also reduce HLS time.
- Reduce the global memory access complexity
- Trade off between:
 - Less resource, faster HLS
 - or, less control / bandwidth overhead

How to Reduce Resource Usage?

- "Profiling"
 - Put into functions
 - _x/cnn.hw.*/CnnKernel/CnnKernel/ solution/syn/report/YourFunc.rpt
- Reuse registers.
 - Using a register in concurrent computations, we increase the parallelism to data partitioning ratio!
 - Data partitioning is expensive.



Q&A

