cache data size=32KB, block size=2word, word size=64bit Virtual page number page ofs virtual address byte-addressed (4) Found-addressed, of5=1) Khibbyte physical memory ① block size = 16 B → block ofs=4bit(++比中的-11代表-介如他) V D Ref Virtual Page Number Physical PN TLB 硬件 2) cache data size = #blocks x block size, #blocks = 16B 000 怀私 3 stiglirect-mapped, #sets = #blocks = $2" \rightarrow index = 11bit$ Page table V D Ref PPN或disk address 接收附项序的 storage tag=64-4-11=49 bit ④对于2-way组关联, #sets=#blocks=2 10 \rightarrow index=10 bit 铁度昆楠深 tag=64-4-10=50 bit 如果是full-way,不需要index TLB PT Cache 19.1月 PPN | Page ofs Itag lindex block ofs = Ecache Hidata 在内存,并取Xcde HHM 1 cache total size = (valid + tag + black size) x # blocks 在内存, coche, MISS 在disk中 VPN TIBMISS 投资表 Hit 在memory中,但不在macheem H M 规以化 直接映》=(1+49+16×8)×21=44.5KB(+219/KB) 在内存,不在cache Hit Ecache读 Mbs 在memory中未取至coche HM 2-way = (1+50+16x8) x21= 3665926it = 44.75KB **Edisk** X, TLBSP7 tag index ofs Address 60 X M H x, cocheemem memory little endian(小荔模式) 依守存在依此些 V Tag Data V Tag Data #block=25 blocksize=25B int ai 知地地 callerpush arguments 读探销命中规划数 d[i] d[n] d[a] Char bi return addr byte-address CLI] [CLO] char c[z]; -> calleepush saved reg chard[3]i Hex 400 CIC 1/Fretherfloat ei Dec 1024 3100 Local variable Data 岛地址 0万法一,转成二进沙地址 RISC-V持点之: load/store活机 tag index ofs h/m content R add rd, rs1, rs2 addr(16) addr(2) o m Mem[x400]-Mem[x41F] 0100000000000 只有load/store指定会访问存储器,其他指定不会 I addird, rs1, imm12 3100 ac 110000011100 28 m Memixcoo)-Mem[XUF] rd < Mem[131+Sext32 (immiz)] 0方法二,使用+进制 rd, imm(2(151) index addr(10) ofs tag content jolr rd, imm12 (rs1) pc=rs1+sext32 (imm12), rd=pc+4 1024%32=0 1024/32=32 mem Andisk zio S Sd 182, imm12(rs1) Mem[131+sext321imm12)]ers2# 1024-1055 3100%31=28 96%52=0 **运物使用writeback** SB bne rs1, rs2, label ofs = Label t地址-当前PC [-2-12, 213-2] Write Hit _ write back=只数coche, 需dirty bit, 170大的buffer imm[12] imm[10:5] rs2 rs1 f3 imm[4:1] imm[11] opcode7 write through:同时改cache和mem, buffer最大要zword Write Miss - Write allocate: 先读入cache, 再写 -write around (no write allocate):不读xcache,直接改加em \$127C=60012, L1=60024, ofs=12, imm[4:1]=0110,具杂全0 pc=60024, L1=60012, ofs=-12, imm[4:1]=1010,其余全1 本品表表的言:memory用DRAM, cacher的SRAM。DRAMin放Dclassic异学图 S DRAM (SYNCHronous) 同学的 DDR SDRAM 21层原字的DDR2 41房東 rd €pc+4, pc € pc+sext32(imm20) UT jal rd, Label temporal locality,时间局部性,其本身在之后会访问;spatial人,同国 imm[20] imm[10:1] imm[1] imm[19:12] rd opcode7 数据心, 博大的ocksize可以提高, Hierarchy: Licache(片上)→Licache →Main Memory → Pisk, 常用的替接强格: Random, FIFO, LRU (the z-way, sext12 使用Refbit) [Memory Design 1个周期送读信号,15个周期送中存,1个周期送 ofset-220, 220-2] madata, block size= 4 word, I word= 4 byte OI-word-wide memory, rdelimmzo+zeroiz| bit 152, rs1, Li u lui rd, imm20 bandwidth = bytes/clock cycle. time to transfer I block (miss penalty) 的指金ONOT XIO (XOri XIO, XIO, -1) bgt rs1, rs2, Li 中 = 1+4x(15+1)=65 CLKS, bandwidth= 4x4 = 4 24-word wide, Ble rs1, rs2, L, ⇔ bge rs2, rs1, L1 图32位常数 wi+addi miss penalty=1+15+1=16, bandwidth=1 34-way interleaved @ if (x20<0 or x20 3 x11) goto Index Out of Bound 并行从4个memory banki至4个word, miss penalty=1+15+4×1=20 miss rate = 100次10失敗ル次, misses/inst=100 条inst失阪に次(海条inst 1021) bgen X20, XII, Index Out of Bound 1 mv rd, 15 @ addird, 15,0 @ J Label () jatr x0, or label) Osnez rd,rs rd=(rs!=0)1:0 (sltu rd,x0,rs (判断能) AMAT (Average Memory Access Time) = hittime + miss rate x penalty t寄存器(临时变量一般不保护) X5-X7(to-tz),X28-X31(ts-t6) 1列1,计算cpI with stalls. inst eache miss rate=2%, data cache S寄存器(函数的本地变量,由callee存函数解压化栈) x8-x9(50-51) miss rate = 4%, perfect CPI = 2, miss penalty = 100 cycles, LP+5W=36% 参数与返回值1多数由 caller1科户,返回值无领域。 1) inst miss cycles = IXIX2%x100 = 2I 是于程序回传俗caller的纽带) x10-x17(00-07) ② data miss cycles = Ix36%(注前的DMemix 数) x 4%x100 =1.44I 返回地址×1(ra),由caller保护;本文顶指针×2(sp) @ cpI with stalls = (2I+2I+1.44I)/I=5.44 递归函数:既是caller又是callee, ra、参数、中间传来都要压栈保护 131/2, Licaches Lz cache = main memory. perfect CPI=1, clock freq=16Hz memory access/inst=1.3. Li cache miss rate=2%, L2 cache miss rate jalr x0,0(x1) int fact (int n) = 0.5%, L2 cache access time = 5ns = 25 clks, memory access time = L1:addi x10, x10,-1 100m=500CLKS O如果没有LZ Cache, total CPI=1+1.3×2%×500=14 if not return 1 else return nx fact(n+) add x6, x10,0 ②有12, total CPI=1+1.3×(2%×25+0.5%×500)=4.9 n-x10, fact(n) -x10 jal XI, fact perfect 10 Link lahit lahit lahin isim mem add x6, x10, x0 11x6=fact(n-1) fact: addi sp.sp,-16 source of misses O compulsory misses, 3p-xizin block O capacity misses, ld x10,0(5p) X1,86p1 Sd 由于cache size PRAII O conflict misses, 非全美联 cache 目 sindex 对实不 ld x1, g(sp) 为何restore SO XIO, ECOSP) 会出现在全关联 cache 中 **七宵加关联度和** addi x5, x10,-1 addispispisb mul x10, x10, x6 bge x5x0, L1 addi x10, x0, 1 //return 1 jalr x0,0(x1) addi Sp, SP, 16 / 元级恢复x1末xx10

