

3.1 [5] <§3.2> What is 5ED4 - 07A4 when these values represent unsigned 6-bit hexadecimal numbers? The result should be written in hexadecimal. Show your work.

- **3.2** [5] <\\$3.2> What is 5ED4 07A4 when these values represent signed 16-bit hexadecimal numbers stored in sign-magnitude format? The result should be written in hexadecimal. Show your work.
 - 5ED4 >0,07A4 >0 5ED4 - 07A4 = 5730

3.4 [5] <\s3.2> What is 4365 - 3412 when these values represent unsigned 12-bit octal numbers? The result should be written in octal. Show your work.

(3.5) [5] <\\$3.2> What is 4365 - 3412 when these values represent signed 12-bit oetal numbers stored in sign-magnitude format? The result should be written in octal. Show your work.

+3412

3.6 [5] <\$3.2> Assume 185 and 122 are unsigned 8-bit decimal integers. Calculate 185–122. Is there overflow, underflow, or neither?

unsigned 8-bit integer range [0,255] $[85-122 = 63 \in [0,255]$

: there is neither overflow nor underflow

3.11 [10] <\$3.2> Assume 151 and 214 are unsigned 8-bit integers. Calculate 151+ 214 using saturating arithmetic. The result should be written in decimal. Show your work.

151+214 = 365 7255 : the result is 255

3 Srl Mer

3.12 [20] <\$3.3> Using a table similar to that shown in Figure 3.6, calculate the product of the octal unsigned 6-bit integers 62 and 12 using the hardware described in Figure 3.3. You should show the contents of each register on each step.

000000

00011111000

110010 x 001010

Ite	ration	Step	Multiplier	Multiplicand	Product
	0	Initial	Multiplier 001010	000000110010	000000000000
		values			
	1 1	: 0⇒no operatio	m 001010	000000110010	00000000000
	2	= SU Moand	001010	000001100100	00000000000
	3	: srl Mplier	000101	000001100100	000000000000
2		a:13 Prod = Prod	1000101	000001100100	000001100100
	,	+Mcand :SUL Mcand	000101	000011001000	000001100100
		srl Mer	000010	00011001000	00000 1100100
Z		0 ⇒ no operat	im 000010	000011001000	000001100100
	2	· SU Mcand	000010	000110010000	000001100100
	3:	srl Met	000001	000110010000	000001100100
4		:1⇒Prod	000001	000110010000	000 1111 10100
		= prod + Mcand			
	2 :	SU Moand	000001	001100100000	000111110100

0011 00100000

5	1:0⇒no operai	1m 000000	001100100000	00011111 0100
	2 SU Mcand	000000	011 001000000	00011111 0100
	3: srl Mer	000000	011001000000	00011111 0100
6	1:0⇒no operati	m 000000	011001000000	00011111 0100
	2: SU Moand	000000	11 00100000000	00011111000
	3: srl Mer	000000	110010000000	00011111 0100
2 1 2 [201 <62 2> Hain a stable	ainsilan ta that al	haven in Figure 2 C anlaulat	a 4h a
			hown in Figure 3.6, calculate ers 62 and 12 using the hard	
describe	ed in Figure 3.5. You shou	ld show the conto	ents of each register on each	step.
Itera	tim Step		Multiplicand	Product
0	Initial Value		01100010	000000000000000000000000000000000000000
1	1:0⇒ no operal		01100010	000000000000000000000000000000000000000
	2:Srl Product		01100010	0000000000000000001
2	1a:1> Product [1		01100010	0110 0010 000 01001
	=Mcand+Prod	uct [15:8]		
	2: srl Product		01100010	0011000100000100
3	1:0⇒ no operati	on	01100010	0011000100000100
	2: srl Product		01100010	0001100010000010
4	1:0⇒ no operation	m	01100010	0001100010000010
	2: srl Product		01100010	00001100010000001
5	1a:1> Product [15	: 8]	01100010	0110111001000001
	=Mcand+Produ	ct E15:8]		
	2: srl Product		01100010	0011011100100000
6	1:0⇒ no operatio	n	01100010	0011011100100000
	2: srl Product		01100010	0001101110010000
7	1:0⇒ no operatio	n	01100010	0001101110010000
	2: srl Product		01100010	0000110111001000
8	1:0⇒ no operation	1	01100010	0000110111001000
	2: srl Product		011000/0	0000011011100100

74 divided] <\$3.4> Using a table similar d by 21 using the hardware donts of each register on each step	escribed in Figure :	3.8. You should show	J1100÷010001
Iteratio	on Step	Quotient	Divisor	Remainder
0	Initial Value	000000	010001000000	000000111100
1	1: Rem = Rem-Div	000000	010001000000	101111111100
	2b:Rem<0 ⇒+ DiV , SLL Q, Q ₀ =0	000000	010001000000	000000111100
	3: SRA Div	000000	001000100000	000000111100
2	1: Rem = Rem-Div	000000	001000100000	110111111100
	2b:Rem<0 ⇒+Div, SLL Q, Qo=0	000000	001000100000	000000111100
	3: SRA Div	000000	000100010000	000000111100
3	1: Rem = Rem-Div	000000	000100010000	111100101100
	2b:Rem<0 ⇒+Div, SLL Q, Qo=0	000000	000100010000	000000111100
	3: SRA Div	000000	000010001000	000000111100
4	1: Rem = Rem-Div	000000	000010001000	111110110100
	2b:Rem<0 ⇒+Div, SLL Q, Qo=0	000000	000010001000	000000111100
	3: SRA Div	000000	000001000100	000000111100
5	1: Rem = Rem-Div	000000	000001000100	11 1111111000
	2b:Rem<0 ⇒ +Div, SLL Q, Qo=0	000000	000001000100	000000111100
	3: SRA Div	000000	0 0 0 0 0 0 0 0 0 0 0 0 0	000000111100
	I. Par - Par Div	0.0000	0.0000000000000000000000000000000000000	000000000000

	3. SKA DIV	000000	00010001000	000000111100	
3	1:Rem=Rem-Div	000000	000100010000	111100101100	
	2b:Rem<0 ⇒+Div,	000000	000100010000	000000111100	
	SLL Q, Q0=0				
	3: SRA Div	000000	000010001000	000000111100	
4	1: Rem = Rem-Div	000000	000010001000	111110110100	
	$2b$: $Rem < 0 \Rightarrow +Div$,	000000	000010001000	000000111100	
	SLL Q, Q0=0				
	3: SRA Div	000000	000001000100	000000111100	
5	1: Rem = Rem-Div	000000	000001000100	11 1111111000	
	2b:Rem<0 ⇒+Div,	000000	000001000100	000000111100	
	SLL Q, Qo=0				
	3: SRA Div	000000	000000000000	000000111100	
	1: Rem = Rem-Div	000000	00000100010	000000011010	
6	2a: Rem>0 ⇒	000001	000000000000	000000011010	
	SLL Q, Q0 = 1				
	3: SRA Div	000001	00000000001	000000011010	

1: Rem = Rem-Div 2a: Rem >0 ⇒ SLL Q, Q0=1 3: SRA Div

3.19 [30] <§3.4> Using a table similar to that shown in Figure 3.10, calculate 74 divided by 21 using the hardware described in Figure 3.11. You should show 111100 - 010001 the contents of each register on each step. Assume A and B are unsigned 6-bit integers. This algorithm requires a slightly different approach than that shown in Figure 3.9. You will want to think hard about this, do an experiment or two, or else go to the web to figure out how to make this work correctly. (Hint: one possible solution involves using the fact that Figure 3.11 implies the remainder register can be shifted either direction.) Iteration Step Remounder Divisor 010001 1: Initial Value 000000111100 2: SLL Rem 000001111000 010001 1: Rem[11:6] = Rem[11:6] - Div 1 010001 110000111000 2b: Rem<0 ⇒ Div+, SLL Rem. 010001 000011110000 Rem 0=0 1: Rem[11:6] = Rem[11:6] - Div 010001 Z 110010110000 2b: Rem<0 ⇒ Div+, SLL Rem. 010001 0001111000000 Rem 0 = 0

1: Rem[11:6] = Rem[11:6] - Div 3 010001 110110100000 2b: Rem<0 ⇒ Div+, SLL Rem.

010001

010001

001111000000

111110000000

0110100000001

101111

2b: Rem<0 ⇒ Div+, SLL Rem. 010001 0111100000000 Rem 0=0 5 1: Rem[11:6] = Rem[11:6] - Div 010001 0011010000000

Rem 0 = 0

1: Rem[11:6] = Rem[11:6] - Div

2a: Rem>0 ⇒ SLL Rem. Rem0=1

4

1: Rem[11:6] = Rem[11:6] - Div 010001 001001000001 2a: Rem>0 ⇒ SLL Rem. Rem0=1 010010000011 010001

010001

SRL Rem [11:6] 001001000011 610001

3.22 [10] <\$3.5> What decimal number does the bit pattern 0×00000000 represent if it is a floating point number? Use the IEEE 754 standard.

$$0000 1100 0000...0$$

$$\exp = (00011000)_2 - (12)_{10} = (-103)_{10}$$

: the flooting number is 1.0×2-103

3.23 [10] <§3.5> Write down the binary representation of the decimal number 63.25 assuming the IEEE 754 single precision format.

3.26 [20] <\$3.5> Write down the binary bit pattern to represent -1.5625×10^{-1}

assuming a format similar to that employed by the DEC PDP-8 (the leftmost 12 bits are the exponent stored as a two's complement number, and the rightmost 24 bits are the fraction stored as a two's complement number) No hidden 1 is used. Comment on how the range and accuracy of this 36-bit pattern compares to the single and double precision IEEE 754 standards.

pattern exponent range fraction accuracy
PDP-8 [-2048, 2047] 23

Single precision [-126, 127] 23

double precision [-1022, 1023] 52

$$-1.5625 \times 10^{-1} = -0.15625 = -0.00101 \times 2^{\circ} = -0.101 \times 2^{-2}$$

by hand, assuming A and B are stored in the 16-bit half precision described in Exercise 3.27. Assume 1 guard, 1 round bit, and 1 sticky bit and round to the nearest even. Show all the steps.

2.6125
$$\times 10^1 = 26.125 = (1 \ 1 \ 0 \ 1 \ 0 . \ 0 \ 0 \ 1) = 1.1010001 \times 2^4$$

$$2.6125 \times 10^{1} = 26.125 = (11010.001)_{2} = 1.1010001 \times 2^{6}$$

presentation: 0 10011 1010001000

4.150390625
$$\times 10^{-1} = 1.1010100111 \times 2^{-2}$$

presentation: 0 01100 10100111

① alignment
$$|.10101001 \times 2^{-2} = 0.0000011010100111 \times 2^{4}$$

grs
② sum. 0.0000011010101

3.41 [10] <\$3.5> Using the IEEE 754 floating point format, write down the bit pattern that would represent
$$-1/4$$
. Can you represent $-1/4$ exactly?

$$-\frac{1}{4} = -0.25 = (-0.01)_2 = -1.0 \times 2^{-2}$$