4.7 i兑明: 各指令目与latency vt 算都基于完整日對抗通路 ②如有n个z选1目6 mux,只计算一次Mux目为目达近(25ps) 因为题中未指明Mux是何种多路区择影 taken = Branch: (cond) + Jal + Jalr 来自ALU中自bcomparator -Jalr MemWrite M2Reg (mem to reg) Inst[6:0] Data MemRead 3-5 ALUOP funct3 Ctrl MEM Inst Inst 32 funct 7 ALUSTC2 MEM ResWrite Addr CLK Inst [19-15] rs1 (r\$1) 32 REG Inst[24:20] rs2 FILE (152) 32 Jalr + Jal HDIn autoc immType-Gen 2mm Inst [31:0] 4.7.1 R-type Register Read (for PC) + I-Mem + Regfile + MUX + ALU+ MUX + Register Setup (for Reg File) =(30+250+150+25+200+25+20) ps = 700 ps 4.7.2 ld the latency of Ld:

Register Read (for PC) + I-Mem + Regfile + Mux + ALU + D-Mem + MUX

+ Register Setup (for Regfile)

HW4

```
= (30 + 250+150+25+200+250+25+20)ps
= 950 ps
4.7.3 sd
 the latency of sol
Register Read (for PC) + I-Mem + RegFile + Mux + ALU + D-Mem
 =(30+250+150+25+200+250) ps =905 ps
4.7.4 beg
                                                     +single gate
Register Read (for PC) + I-Mem + Reg File + Mux + ALU + Mux + Register Setup (for PC)
  = (30 + 250 + 150 + 25 + 200 + 5 + 25 + 20) ps = 705 ps
4.7.5 I-type { ALU-RI load jalr
    Wad: 950ps
   ALURI:
    Register Read (for PC) + I-Mem + Regfile + MUX + ALU+ MUX
        + Register Setup (for Reg File)
   =(30+250+150+25+200+25+20) ps =700ps
  jalr:
   Register Read (for PC) + I-Mem + Reg File + Mux + ALU + Mux + Register Setup (for PC)
    = (30 + 250 + 150 + 25+200 + 25 + 20) ps = 700ps
4.7.6 the longest latency is Ld. 950 ps
      : the minimum clock period is 950 ps
```

4.9 4.9.1 假设使用4.7中后定的参数

如 4.7F斤六,在沒有修改ALU之前, clock cycle time = 950 ps

(学改之后, clock cycle time=(950+300)ps=1250ps

4.9.2 修改前 时间 IC×950

修改后 时间 ICX95% X 1250

speedup = $\frac{10 \times 950}{10 \times 95\% \times 1250} = 0.8$

4.9.3 IC x 95% x (950+st) = IC x950

at = 50 ps

the slowest new ALU can be 350ps

SS rs1, rs2, imm Mem[rs1] = rs2 + imm 4.13




FIGURE 4.21 The datapath in operation for a branch-if-equal instruction. The control lines, datapath units, and connections that are active are highlighted. After using the register file and ALU to perform the compare, the Zero output is used to select the next program counter from between the two candidates.

```
4.13.1
       No new functional block
       No existing functional blocks to modify.
4.13.2
       see the data path above
4.13.3
4.13.4
      ALUsrc1: 0 - rs1
                1 — imm
       AddrSrc: 0 - ALU_res
                 1 - 151
       DataSrc: 0 - 152
                1 - ALU-res V
4.13.6 see the data path above
4.16
       clock cycle time
4.16.1 pipelined processor: 350 ps
       unpipelined processor: (250+350+150+300+200)ps = 1250ps
4.16.2 ld: (total latency)
       pipelined = 1750 ps
       non-pipelined (also need all 5 stages) = 1250ps
       split ID stage, because ID has the longest latency.
4.16.3
       after splitting, there are 6 stages, with latency of 300 ps each stage
       new clock cycle time =
4.16.4
       only load and store utilize DMem
        i the utilization = 20% +15% = 35%
4.16.5
       ALU/Logic, Load utilize the write port of Regfile (actually, jabr also uses it)
        : the utilization = 45% +20% = 65% (不考虑 jalr)
       addi XII, XIZ, 5
4.18
                          IF 2D EX MEM WB
                               2F
                                   ID EX MEM WB
       add x13, X11, X12
                                        ID EX MEM WB
       addi x14, x11,15
       See the diagram. When executing add x13, x11, x12 and addi x14, x11.15
                          XII hasn't be modified yet.
        x13 = 11+22 = 33
        X14 = 11 + 15 = 26
```

4.20		
ad	lì x11, x12, 5	
M	P	
N	p	
aa	(x13, x11, x/2	
ord	1i x14, x11, 15	
/v (
ad	1 x15, x13, x12	
4, 23		
4.23.1	If the latency of every stage is equal	
	ssume the cycle time of non-pipelined processor is Tumpipelined, after ALV and DMem parallel Tumpipelined	
0	then pipeline depth =5. Tpipelined $\gtrsim \frac{Tunpipelined}{5}$ (< Tunpipelined)	
0,	hen pipeline depth = 4. Tpipelined $\geq \frac{Tunpipelined}{4}$	
	e clock cycle time increases.	
В	it if the latency of each stage is not uniform (like exercise 4.16)	
	en the clock cycle time doesn't charge (the total latency decreases)	
4.23.2	(d x10, O(x11) IF ID EX WB	
	adol x12, x10. x2 ZF ZD EX NB	
	can use forwarding path to solve the data hazard above, no need to stall	
	2 reduce the latch cost	
	1 reduce the total latency of a single instruction	
	v i o	
4.23,	1 the clock cycle time might increase (due to the reduction of pipeline depth))
	the throughput might decrease	
	9 may add the total number of instructions	
	for the same operations	

4.25 4.25.1 - ld x10,0(x13) IF ID EX MEM WB ld x11,8(x13) IF ID EX MEM WB forwarding path add x12, x10, x11 IF ID ID EX MEM WB stall IF subi x13, x13,16 MEM WB ID EX bnez x12, LOOP IF ID VEX MEM WB predict taken MEM WB ld x10,0(x13) [™]EX / ΙF ld X11,8(X13) 1D | EX MEM WB IF ID EX MEM WB add x12, x10, x11 1F (10 IF ID EX MEM NB subi x13, x13, 16 bnez x12, Loop) predict taken IF ID EX MEM stall ld x10,0(x13) IF ID JEX 1F 1D 6 ×11,8(x13) 2F add XIZ, XID, XII 4.25.2 in the above diagram. I use to mark the stages to stall. ld x11,8(x13) + add x12, x10, x11 must stall one stage. I use 0 to mark the time when the pipeline is full we can observe that during each cycle, there is only one time when the pipeline is fully used.