











RC4558

SLOS073G - MARCH 1976-REVISED OCTOBER 2014

# RC4558 Dual General-Purpose Operational Amplifier

## **Features**

- Continuous Short-Circuit Protection
- Wide Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- Low Power Consumption
- No Latch-Up
- Unity-Gain Bandwidth: 3 MHz Typ
- Gain and Phase Match Between Amplifiers
- Low Noise: 8 nV/√Hz Typ at 1 kHz

## **Applications**

- **DVD Recorders and Players**
- Pro Audio Mixers

## 3 Description

The RC4558 device is a dual general-purpose operational amplifier, with each half electrically similar to the µA741, except that offset null capability is not provided.


The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is shortcircuit protected, and the internal frequency compensation ensures stability without external components.

#### Device Information(1)

| PART NUMBER | PACKAGE (PIN) | BODY SIZE         |  |
|-------------|---------------|-------------------|--|
|             | SOIC (8)      | 4.90 mm × 3.91 mm |  |
|             | SOIC (8)      | 3.00 mm × 3.00 mm |  |
| RC4558      | PDIP (8)      | 9.81 mm × 6.35 mm |  |
|             | TSSOP (8)     | 3.00 mm × 4.40 mm |  |
|             | SOP (8)       | 6.20 mm × 5.30 mm |  |

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the datasheet.

### **Noninverting Amplifier Schematic**





## **Table of Contents**

| 1 | Features                             | 1 | 7.2 Functional Block Diagram            |
|---|--------------------------------------|---|---|
| 2 | Applications                         | 1 | 7.3 Feature Description                 |
| 3 | Description                          | 1 | 7.4 Device Functional Modes             |
| 4 | Revision History                     |   | 8 Application and Implementation 10     |
| 5 | Pin Configuration and Functions      |   | 8.1 Typical Application10               |
| 6 | Specifications                       |   | 9 Power Supply Recommendations 13       |
| • | 6.1 Absolute Maximum Ratings         |   | 10 Layout 14                            |
|   | 6.2 Handling Ratings                 |   | 10.1 Layout Guidelines 14               |
|   | 6.3 Recommended Operating Conditions |   | 10.2 Layout Example 14                  |
|   | 6.4 Thermal Information              |   | 11 Device and Documentation Support 15  |
|   | 6.5 Electrical Characteristics       |   | 11.1 Trademarks 15                      |
|   | 6.6 Operating Characteristics        |   | 11.2 Electrostatic Discharge Caution    |
|   | 6.7 Typical Characteristics          |   | 11.3 Glossary15                         |
| 7 | Detailed Description                 |   | 12 Mechanical, Packaging, and Orderable |
|   | 7.1 Overview                         |   | Information 15                          |
|   |                                      |   |   |

## 4 Revision History

## Changes from Revision F (September 2010) to Revision G


**Page** 

- Added Applications, Device Information table, Handling Ratings table, Feature Description section, Device
  Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
  section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section...... 1
- Removed Ordering Information table.



# 5 Pin Configuration and Functions

# D, DGK, P, PS, OR PW PACKAGE (TOP VIEW)



## **Pin Functions**

| PIN               |     | TYPE | DESCRIPTION        |  |  |  |  |  |
|-------------------|-----|------|--------------------|--|--|--|--|--|
| NAME              | NO. | ITPE | DESCRIPTION        |  |  |  |  |  |
| 1IN+              | 3   | 1    | Noninverting input |  |  |  |  |  |
| 1IN-              | 2   | I    | Inverting Input    |  |  |  |  |  |
| 1OUT              | 1   | 0    | Output             |  |  |  |  |  |
| 2IN+              | 5   | 1    | Noninverting input |  |  |  |  |  |
| 2IN-              | 6   | 1    | Inverting Input    |  |  |  |  |  |
| 2OUT              | 7   | 0    | Output             |  |  |  |  |  |
| V <sub>CC</sub> + | 8   | _    | Positive Supply    |  |  |  |  |  |
| V <sub>CC</sub> - | 4   | _    | Negative Supply    |  |  |  |  |  |

Copyright © 1976–2014, Texas Instruments Incorporated



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                 |  | MIN MA | UNIT |
|-----------------|--|--------|------|
| $V_{CC+}$       | Supply voltage <sup>(2)</sup>  | 1      | 3    |
| $V_{CC-}$       | Supply Vollage V   | -1     | 3 V  |
| $V_{\text{ID}}$ | Differential input voltage <sup>(3)</sup>  | ±3     | V    |
| VI              | Input voltage (any input) <sup>(2)(4)</sup>  | ±1     | 5 V  |
|                 | Duration of output short circuit to ground, one amplifier at a time <sup>(5)</sup> | Unlim  | ited |
| $T_J$           | Operating virtual junction temperature   | 15     | °C   |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, unless otherwise noted, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>
- 3) Differential voltages are at IN+ with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

## 6.2 Handling Ratings

|                  |                           |   | MIN | MAX  | UNIT |
|------------------|---------------------------|---|-----|------|------|
| T <sub>stg</sub> | Storage temperature range |   | -65 | 150  | ů    |
| V                | Clastractatic discharge   | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> | 0   | 500  | \/   |
| $V_{(ESD)}$      | Electrostatic discharge   | Charged device model (CDM), per AEC Q100-011 (2)        | 0   | 1000 | V    |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

|                  |                                |        | MIN        | MAX | UNIT |
|------------------|--------------------------------|--------|------------|-----|------|
| V <sub>CC+</sub> | Supply voltage                 |        | 5          | 15  | V    |
| $V_{CC-}$        | Supply voltage                 |        | <b>-</b> 5 | -15 | V    |
| _                | Operating free cir temperature | RC4558 | 0          | 70  | °C   |
| ¹A               | Operating free-air temperature | -40    | 85         |     |      |

## 6.4 Thermal Information

|                 |  |    |     | RC4558 |    |     |      |
|-----------------|--|----|-----|--------|----|-----|------|
|                 | THERMAL METRIC (1)                     | D  | DGK | Р      | PS | PW  | UNIT |
|                 |  |    |     | 8 PINS |    |     |      |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 97 | 172 | 85     | 95 | 149 | °C/W |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## 6.5 Electrical Characteristics

at specified free-air temperature,  $V_{CC+} = 15 \text{ V}$ ,  $V_{CC-} = -15 \text{ V}$ 

|  | PARAMETER                                    |                       | TEST<br>CONDITIONS <sup>(1)</sup>                                      | T <sub>A</sub> (2) | MIN | TYP | MAX | UNIT               |  |
|--|--|-----------------------|--|--------------------|-----|-----|-----|--------------------|--|
| V  | Input offeet veltage                         |                       | V = 0  | 25°C               |     | 0.5 | 6   | m\/                |  |
| $V_{IO}$   | Input offset voltage                         |                       | V <sub>O</sub> = 0   | Full range         |     |     | 7.5 | mV                 |  |
| 1  | Innut offeet ourrent                         |                       | V = 0  | 25°C               |     | 5   | 200 | Λ                  |  |
| I <sub>IO</sub>  | Input offset current                         |                       | V <sub>O</sub> = 0   | Full range         |     |     | 300 | nA                 |  |
|  | Input bias current                           |                       | V <sub>O</sub> = 0   | 25°C               |     | 150 | 500 | nA                 |  |
| I <sub>IB</sub>  | input bias current                           |                       | V <sub>O</sub> = 0   | Full range         |     |     | 800 | ΠA                 |  |
| $V_{ICR}$  | Common-mode input voltage ra                 | nge                   |  | 25°C               | ±12 | ±14 |     | V                  |  |
|  |  |                       | $R_L = 10 \text{ k}\Omega$   | 25°C               | ±12 | ±14 |     |                    |  |
| $V_{OM}$   | Maximum output voltage swing                 |                       | B = 2 kO   | 25°C               | ±10 | ±13 |     | V                  |  |
|  |  |                       | $R_L = 2 k\Omega$  | Full range         | ±10 |     |     |                    |  |
| A <sub>VD</sub> Large-signal differential voltage amplif |  | amplification         | $R_L \ge 2 k\Omega$ ,  | 25°C               | 20  | 300 |     | V/mV               |  |
| $A_{VD}$   | Large-signal differential voltage            | amplification         | $V_0 = \pm 10 \text{ V}$   | Full range         | 15  |     |     | V/IIIV             |  |
| B <sub>1</sub>   | Unity-gain bandwidth                         |                       |  | 25°C               |     | 3   |     | MHz                |  |
| r <sub>i</sub>   | Input resistance                             |                       |  | 25°C               | 0.3 | 5   |     | ΜΩ                 |  |
| CMRR   | Common-mode rejection ratio                  |                       |  | 25°C               | 70  | 90  |     | dB                 |  |
| k <sub>SVS</sub>   | Supply-voltage sensitivity (ΔV <sub>IO</sub> | /ΔV <sub>CC</sub> )   | V <sub>CC</sub> = ±15 V<br>to ±9 V                                     | 25°C               |     | 30  | 150 | μV/V               |  |
| V <sub>n</sub>   | Equivalent input noise voltage (             | closed loop)          | $A_{VD}$ = 100,<br>$R_{S}$ = 100 $\Omega$ ,<br>f = 1 kHz,<br>BW = 1 Hz | 25°C               |     | 8   |     | nV/√ <del>Hz</del> |  |
|  |  |                       |  | 25°C               |     | 2.5 | 5.6 |                    |  |
| I <sub>CC</sub>  | Supply current (both amplifiers)             |                       | V <sub>O</sub> = 0,<br>No load   | T <sub>A</sub> min |     | 3   | 6.6 | mA                 |  |
|  |  |                       | 140 1000   | T <sub>A</sub> max |     | 2.3 | 5   |                    |  |
|  |  |                       |  | 25°C               |     | 75  | 170 |                    |  |
| P <sub>D</sub> Total power dissipation (both amplifiers) |  | nplifiers)            | $V_O = 0$ ,<br>No load   |                    |     | 90  | 200 | mW                 |  |
|  |  |                       | 140 1000   | T <sub>A</sub> max |     | 70  | 150 |                    |  |
| ., .,  | One and the attended to                      | Open loop             | $R_S = 1 k\Omega$  | 0500               |     | 85  |     | ٩D                 |  |
| $V_{O1}/V_{O2}$  | Crosstalk attenuation                        | A <sub>VD</sub> = 100 | f = 10 kHz   | 25°C               |     | 105 |     | dB                 |  |

 <sup>(1)</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified.
 (2) Full range is 0°C to 70°C for RC4558 and -40°C to 85°C for RC4558I.

## 6.6 Operating Characteristics

 $V_{CC+}$  = 15 V,  $V_{CC-}$  = -15 V,  $T_A$  = 25°C

|                | PARAMETER               |                          | TEST CONDITIO       | MIN                     | TYP | MAX  | UNIT |      |
|----------------|-------------------------|--------------------------|---------------------|-------------------------|-----|------|------|------|
| t <sub>r</sub> | Rise time               | $V_{I} = 20 \text{ mV},$ | $R_L = 2 k\Omega$ , | C <sub>L</sub> = 100 pF |     | 0.13 |      | ns   |
|                | Overshoot               | $V_1 = 20 \text{ mV},$   | $R_L = 2 k\Omega$ , | C <sub>L</sub> = 100 pF |     | 5%   |      |      |
| SR             | Slew rate at unity gain | V <sub>I</sub> = 10 V,   | $R_L = 2 k\Omega$ , | C <sub>L</sub> = 100 pF | 1.1 | 1.7  |      | V/µs |

Product Folder Links: RC4558



## 6.7 Typical Characteristics




Figure 1. Supply Current vs Supply Voltage  $(T_A = 25^{\circ}C)$ 




Figure 2. Supply Current vs Temperature  $(V_{CC} = \pm 15 \text{ V})$ 




Figure 3. Gain and Phase vs Frequency  $(V_{CC} = \pm 15 \text{ V}, R_L = 2 \text{ k}\Omega, C_L = 22 \text{ pF})$ 




Figure 4. Gain and Phase vs Frequency ( $V_{CC} = \pm 15 \text{ V}$ ,  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 22 \text{ pF}$ )




Figure 5. Output Voltage Swing vs Supply Voltage  $(R_L = 2 k\Omega, T_A = 25^{\circ}C)$ 




Figure 6. Output Voltage Swing vs Frequency ( $V_{CC}$  = ±15 V,  $R_L$  = 2 k $\Omega$ ,  $T_A$  = 25°C)



## **Typical Characteristics (continued)**




Figure 7. Output Voltage Swing vs Load Resistance  $(V_{CC} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C})$ 




Figure 8. Output Voltage Swing vs Temperature ( $V_{CC} = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$ )




Figure 9. Negative Output Voltage Swing vs Temperature ( $V_{CC}$  = ±15 V,  $R_L$  = 10 k $\Omega$ )




Figure 10. Open Loop Gain vs Frequency ( $V_{CC}$  = ±15 V,  $R_L$  = 2 k $\Omega$ ,  $C_L$  = 22 pF,  $T_A$  = 25°C)




Figure 11. Input Bias Current vs Temperature  $(V_{CC} = \pm 15 \text{ V})$ 





Figure 12. Input Offset Voltage vs Temperature  $(V_{CC} = \pm 15 \text{ V})$ 



## **Typical Characteristics (continued)**






## 7 Detailed Description

#### 7.1 Overview

The RC4558 device is a dual general-purpose operational amplifier, with each half electrically similar to the µA741, except that offset null capability is not provided.

The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is short-circuit protected, and the internal frequency compensation ensures stability without external components.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. The RC4558 device has a 3-MHz unity-gain bandwidth.

#### 7.3.2 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. It is found by taking the ratio of the change in input offset voltage to the change in the input voltage, then converting to decibels. Ideally the CMRR is infinite, but in practice, amplifiers are designed to have it as high as possible. The CMRR of the RC4558 device is 90 dB.

#### 7.3.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The RC4558 device has a 1.7 V/µs slew rate.

#### 7.4 Device Functional Modes

The RC4558 device is powered on when the supply is connected. Each of these devices can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

Copyright © 1976–2014, Texas Instruments Incorporated



## 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Typical Application

Some applications require differential signals. Figure 14 shows a simple circuit to convert a single-ended input of 2 V to 10 V into differential output of  $\pm 8$  V on a single 15-V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier acts as a buffer and creates a voltage,  $V_{OUT+}$ . The second amplifier inverts the input and adds a reference voltage to generate  $V_{OUT-}$ . Both  $V_{OUT+}$  and  $V_{OUT-}$  range from 2 V to 10 V. The difference,  $V_{DIFF}$ , is the difference between  $V_{OUT+}$  and  $V_{OUT-}$ .




Figure 14. Schematic for Single-Ended Input to Differential Output Conversion



### Typical Application (continued)

#### 8.1.1 Design Requirements

The design requirements are as follows:

Supply voltage: 15 V Reference voltage: 12V Input: 2 V to 10 V Output differential: ±8 V

#### 8.1.2 Detailed Design Procedure

The circuit in Figure 14 takes a single-ended input signal,  $V_{IN}$ , and generates two output signals,  $V_{OUT+}$  and V<sub>OUT</sub> using two amplifiers and a reference voltage, V<sub>REF</sub>. V<sub>OUT</sub> is the output of the first amplifier and is a buffered version of the input signal,  $V_{IN}$  (see Equation 1).  $V_{OUT-}$  is the output of the second amplifier which uses V<sub>REF</sub> to add an offset voltage to V<sub>IN</sub> and feedback to add inverting gain. The transfer function for V<sub>OUT</sub> is Equation 2.

$$V_{OUT+} = V_{IN} \tag{1}$$

$$V_{\text{OUT-}} = V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{IN}} \times \frac{R_2}{R_1}$$
(2)

The differential output signal,  $V_{DIFF}$ , is the difference between the two single-ended output signals,  $V_{OUT+}$  and  $V_{OUT-}$ . Equation 3 shows the transfer function for  $V_{DIFF}$ . By applying the conditions that  $R_1 = R_2$  and  $R_3 = R_4$ , the transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to the V<sub>REF</sub>. The differential output range is 2×V<sub>REF</sub>. Furthermore, the common mode voltage will be one half of V<sub>REF</sub> (see Equation 7).

$$V_{DIFF} = V_{OUT+} - V_{OUT-} = V_{IN} \times \left(1 + \frac{R_2}{R_1}\right) - V_{REF} \times \left(\frac{R_4}{R_3 + R_4}\right) \left(1 + \frac{R_2}{R_1}\right)$$
(3)

$$V_{OUT+} = V_{IN} \tag{4}$$

$$V_{OUT-} = V_{REF} - V_{IN}$$
 (5)

$$V_{DIFF} = 2 \times V_{IN} - V_{REF} \tag{6}$$

$$V_{cm} = \left(\frac{V_{OUT+} + V_{OUT-}}{2}\right) = \frac{1}{2}V_{REF}$$
(7)

#### 8.1.2.1 Amplifier Selection

Linearity over the input range is key for good dc accuracy. The common mode input range and the output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design. Because RC4558 has a bandwidth of 3 MHz, this circuit will only be able to process signals with frequencies of less than 3 MHz.

#### 8.1.2.2 Passive Component Selection

Because the transfer function of  $V_{OUT-}$  is heavily reliant on resistors ( $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$ ), use resistors with low tolerances to maximize performance and minimize error. This design used resistors with resistance values of 36 k $\Omega$  with tolerances measured to be within 2%. But, if the noise of the system is a key parameter, the user can select smaller resistance values (6 k $\Omega$  or lower) to keep the overall system noise low. This ensures that the noise from the resistors is lower than the amplifier noise.


Copyright © 1976-2014, Texas Instruments Incorporated



## **Typical Application (continued)**

## 8.1.3 Application Curves

The measured transfer functions in Figure 15, Figure 16, and Figure 17 were generated by sweeping the input voltage from 0 V to 12 V. However, this design should only be used between 2 V and 10 V for optimum linearity.





## 9 Power Supply Recommendations

The RC4558 device is specified for operation from ±5 V to ±15 V; many specifications apply from -0°C to 70°C. The Typical Characteristics section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

#### **CAUTION**

Supply voltages outside of the ±18-V range can permanently damage the device (see the Absolute Maximum Ratings ).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the Layout Guidelines

Copyright © 1976-2014, Texas Instruments Incorporated



## 10 Layout

#### 10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational
  amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power
  sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to
  Circuit Board Layout Techniques, (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
  it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
  opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting
  input minimizes parasitic capacitance, as shown in Layout Example.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

## 10.2 Layout Example




Figure 18. Operational Amplifier Schematic for Noninverting Configuration




Figure 19. Operational Amplifier Board Layout for Noninverting Configuration



## 11 Device and Documentation Support

#### 11.1 Trademarks

All trademarks are the property of their respective owners.

#### **Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Product Folder Links: RC4558





12-Aug-2017

## **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish (6)       | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Sample  |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------------|--------------------|--------------|-------------------------|---------|
| RC4558D          | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | 0 to 70      | RC4558                  | Sample  |
| RC4558DE4        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | 0 to 70      | RC4558                  | Samples |
| RC4558DG4        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | 0 to 70      | RC4558                  | Samples |
| RC4558DGKR       | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU I<br>CU NIPDAUAG | Level-1-260C-UNLIM | 0 to 70      | (YRP, YRS, YRU)         | Samples |
| RC4558DGKRG4     | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAUAG                | Level-1-260C-UNLIM | 0 to 70      | (YRP, YRS, YRU)         | Samples |
| RC4558DR         | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU I CU SN          | Level-1-260C-UNLIM | 0 to 70      | RC4558                  | Samples |
| RC4558DRG3       | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU SN                      | Level-1-260C-UNLIM | 0 to 70      | RC4558                  | Samples |
| RC4558DRG4       | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | 0 to 70      | RC4558                  | Samples |
| RC4558ID         | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 85    | R4558I                  | Samples |
| RC4558IDGKR      | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU I<br>CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 85    | (YSP, YSS, YSU)         | Samples |
| RC4558IDGKRG4    | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAUAG                | Level-1-260C-UNLIM | -40 to 85    | (YSP, YSS, YSU)         | Samples |
| RC4558IDR        | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 85    | R4558I                  | Samples |
| RC4558IDRG4      | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 85    | R4558I                  | Samples |
| RC4558IP         | ACTIVE | PDIP         | Р                  | 8    | 50             | Pb-Free<br>(RoHS)          | CU NIPDAU                  | N / A for Pkg Type | -40 to 85    | RC4558IP                | Samples |
| RC4558IPE4       | ACTIVE | PDIP         | Р                  | 8    | 50             | Pb-Free<br>(RoHS)          | CU NIPDAU                  | N / A for Pkg Type | -40 to 85    | RC4558IP                | Samples |
| RC4558IPW        | ACTIVE | TSSOP        | PW                 | 8    | 150            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 85    | R4558I                  | Samples |
| RC4558IPWR       | ACTIVE | TSSOP        | PW                 | 8    | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU I CU SN          | Level-1-260C-UNLIM | -40 to 85    | R4558I                  | Samples |



## PACKAGE OPTION ADDENDUM

12-Aug-2017

| Orderable Device | Status | Package Type | _       | Pins | Package | Eco Plan                   | Lead/Ball Finish  | MSL Peak Temp      | Op Temp (°C) | <b>Device Marking</b> | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|-------------------|--------------------|--------------|-----------------------|---------|
|                  | (1)    |              | Drawing |      | Qty     | (2)                        | (6)               | (3)                |              | (4/5)                 |         |
| RC4558P          | ACTIVE | PDIP         | Р       | 8    | 50      | Pb-Free<br>(RoHS)          | CU NIPDAU         | N / A for Pkg Type | 0 to 70      | RC4558P               | Samples |
| RC4558PE4        | ACTIVE | PDIP         | Р       | 8    | 50      | Pb-Free<br>(RoHS)          | CU NIPDAU         | N / A for Pkg Type | 0 to 70      | RC4558P               | Samples |
| RC4558PSR        | ACTIVE | SO           | PS      | 8    | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | 0 to 70      | R4558                 | Samples |
| RC4558PSRG4      | ACTIVE | SO           | PS      | 8    | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | 0 to 70      | R4558                 | Samples |
| RC4558PW         | ACTIVE | TSSOP        | PW      | 8    | 150     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | 0 to 70      | R4558                 | Samples |
| RC4558PWR        | ACTIVE | TSSOP        | PW      | 8    | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU I CU SN | Level-1-260C-UNLIM | 0 to 70      | R4558                 | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

12-Aug-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Sep-2015

## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
|    | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| RC4558DGKR  | VSSOP           | DGK                | 8 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| RC4558DR    | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| RC4558DR    | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.8                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| RC4558DR    | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| RC4558DRG3  | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.8                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| RC4558DRG4  | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| RC4558DRG4  | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| RC4558IDGKR | VSSOP           | DGK                | 8 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| RC4558IDR   | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| RC4558IPWR  | TSSOP           | PW                 | 8 | 2000 | 330.0                    | 12.4                     | 7.0        | 3.6        | 1.6        | 8.0        | 12.0      | Q1               |
| RC4558IPWR  | TSSOP           | PW                 | 8 | 2000 | 330.0                    | 12.4                     | 7.0        | 3.6        | 1.6        | 8.0        | 12.0      | Q1               |
| RC4558PSR   | SO              | PS                 | 8 | 2000 | 330.0                    | 16.4                     | 8.2        | 6.6        | 2.5        | 12.0       | 16.0      | Q1               |
| RC4558PWR   | TSSOP           | PW                 | 8 | 2000 | 330.0                    | 12.4                     | 7.0        | 3.6        | 1.6        | 8.0        | 12.0      | Q1               |
| RC4558PWR   | TSSOP           | PW                 | 8 | 2000 | 330.0                    | 12.4                     | 7.0        | 3.6        | 1.6        | 8.0        | 12.0      | Q1               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 15-Sep-2015



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| RC4558DGKR  | VSSOP        | DGK             | 8    | 2500 | 364.0       | 364.0      | 27.0        |
| RC4558DR    | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| RC4558DR    | SOIC         | D               | 8    | 2500 | 364.0       | 364.0      | 27.0        |
| RC4558DR    | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| RC4558DRG3  | SOIC         | D               | 8    | 2500 | 364.0       | 364.0      | 27.0        |
| RC4558DRG4  | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| RC4558DRG4  | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| RC4558IDGKR | VSSOP        | DGK             | 8    | 2500 | 364.0       | 364.0      | 27.0        |
| RC4558IDR   | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| RC4558IPWR  | TSSOP        | PW              | 8    | 2000 | 364.0       | 364.0      | 27.0        |
| RC4558IPWR  | TSSOP        | PW              | 8    | 2000 | 367.0       | 367.0      | 35.0        |
| RC4558PSR   | SO           | PS              | 8    | 2000 | 367.0       | 367.0      | 38.0        |
| RC4558PWR   | TSSOP        | PW              | 8    | 2000 | 367.0       | 367.0      | 35.0        |
| RC4558PWR   | TSSOP        | PW              | 8    | 2000 | 364.0       | 364.0      | 27.0        |

# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PS (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.