2023 Digital IC Design Homework 1

NAME		陸啟信	侖					
Student I	D	N261	14950					
Functional Simulation Result								
Stage 1 Pass		Stage 2	Pass	Stage 3	Pass	Stage 4	Pass	
Stage 1								
Stage 1 : Maximum selection with 4-input MMS								
Stage 1 : Pass!								
Stage 2								
Stage 2 : Minimum selection with 4-input MMS								
Stage 2 : Pass!								
Stage 3								
Stage 3 : Maximum selection with 8-input MMS								
Sta		Sta	ge 3 :		Pass!			
Stage 4								
Stage 4 : Minimum selection with 8-input MMS								
Stage 4 : Pass!								
Description of your design								

Description of your design

這次設計的電路為 Max-Min selector,在設計 4-input MMS 上,我會先將輸入兩兩比較,並用兩個參數 cmp0、cmp1 來存放比較結果。接著會透過 select 及 cmp 訊號(case 寫法),來選出我們要的訊號,這麼做的好處是只需要一層多功器, critical delay 較低。將輸入兩兩比較後,會再進行一次一樣的比較方式,來選出最終電路的輸出。

在設計 8-input MMS 上,有採取 hierarchy design 的方式,將兩組 4-input MMS 組合起來,並將各個 4-input MMS 的輸出,透過一樣的比較方式,來選出最終的電路輸出結果。