

**Dev Halai – FPGA Capstone Handout.**

**Designing a Sobel Image Processor Application FPGA Device.**

**For source files please check the following link:**

[https://www.dropbox.com/scl/fo/zopu2iilenfja66jdkjv5/AM\\_nD5e3WMt3CKN9hhcrR2s?rlkey=xquso3ji1e1eeghc1u9nrltua&dl=0](https://www.dropbox.com/scl/fo/zopu2iilenfja66jdkjv5/AM_nD5e3WMt3CKN9hhcrR2s?rlkey=xquso3ji1e1eeghc1u9nrltua&dl=0)

## **Contents**

**Page 2 : Main use of application and high level approach.**

**Page 3 : Project Overview & Key Figures**

**Page 4-5 : Significant Code and Test Benches**

**Page 15 : Significant Case Study – mini sample project.**

**Page 16 : Additional Blockers that were solved**

## What's the purpose of an image filter application, especially on an FPGA?

Think of a car or any modern device where you might need visual data as an input to perform other actions. Like a dashboard on a smart car. Needs cameras with data to see where the road is, detect where objects and people are in real time.

### High level overview of process:




### Tech Stack used:

- **Vitis** through **Microblaze** for rapid prototyping, using **C** language.
- **AMD / Xilinx** suite for IDE and debugging tools such as simulation and ILA.
- **FPGA Basys 3** board, with **VHDL** as language, as well as **UART** to stream display to **Putty** terminal.




## High Level Approach



Initial idea how I would approach the project. Loading the data in a ROM, applying a threshold filter, store those in another BRAM. Then for sobel I would need a line buffer to allow for the 9 pixels required each clock cycle for the algorithm. Store this in another BRAM and stream the output to putty via UART.

## Block Diagram for main design.



On the left we have the clock wizard to generate a 100 Mhz clock.

In **Orange** is the image loaded as a COE to initialize our ROM with the grey scale image.

In **Green** is the threshold process which takes data from the ROM, applies a threshold filter and stores it in a dual port RAM (blk mem gen 1).

In **Pink** is our sobel filter. Sobel uses kernal convolution. So for this module we had to work on not just our immediate pixel, but surrounding ones too. A line / data buffer was needed to input the correct data into our sobel filter calculation. Which then the individual pixels could be stored in the BRAM at the correct address.

## Overview : Top Level



All the modules used in my top level wrapper. Mix between vivado libraries such as clock wizard and black memory generators and custom modules such as my image threshold, sobel, line buffer and bram uart readers.

## Overview : Resources Used

### Intra-Clock Paths - clk\_out1\_top\_clk\_wiz\_0\_0

Clock: clk\_out1\_top\_clk\_wiz\_0\_0

#### Statistics

Type	Worst Slack	Total Violation	Failing Endpoints	Total Endpoints
Setup	8.177 ns	0.000 ns	0	5942
Hold	0.023 ns	0.000 ns	0	5942
Pulse Width	8.750 ns	0.000 ns	0	3530

LUT	FF	BRAM	URAM	DSP	Start	Elapsed
0.00 %	0.00 %	0.00 %	0.00 %	0.00 %	5/15/25, 8:15 AM	00:00:34
11.16	8.46 %	12.00 %	0.00 %	0.00 %	5/15/25, 8:16 AM	00:02:35

					5/13/25, 8:56 PM	35:19:04
--	--	--	--	--	------------------	----------

In order to meet timing requirements and reduce violations I had to reduce clock to 50Hz since image buffer had too much slack. Previous design failed on timing as shown below.

Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS
synth_1 (active)	constrs_1	Synthesis Out-of-date					
impl_1	constrs_1	Implementation Out-of-date	-0.607	-0.607	0.028	0.000	9.213

## Significant Code : Image Threshold

```
8  entity image_threshold is
9      Port (
10         clk           : in  std_logic;
11         load_done      : in  std_logic;
12         threshold_done : out std_logic;
13
14         -- Input BRAM
15         ram_in_dout     : in  std_logic_vector(7 downto 0);
16         ram_in_addr     : out std_logic_vector(9 downto 0);
17         ram_in_en       : out std_logic;
18
19         -- Output BRAM
20         ram_out_din     : out std_logic_vector(7 downto 0);
21         ram_out_addr    : out std_logic_vector(9 downto 0);
22         ram_out_en      : out std_logic;
23         ram_out_we      : out std_logic;
24     );
25 end image_threshold;
```

Image on the left shows the ports my image threshold module. This module was designed to work with dual port RAMs in mind.

```
41 process(clk)
42
43     -- variables update in same clock cycle, good for simple calcs with no need to be held.
44
45     variable pixel      : unsigned(7 downto 0);
46     variable out_pixel  : std_logic_vector(7 downto 0);
47
48     begin
49         if rising_edge(clk) then
50             case state is
51
52                 --
53                 when IDLE =>
54                     if load_done = '1' then
55                         ptr      <= (others => '0');
56                         done_flag <= '0';
57                         state    <= READ_WRITE;
58                     end if;
59
60                 --
61                 when READ_WRITE =>
62                     -- Read one pixel
63
64                     -- unsigned converts it from 8bit vector to a decimal, just makes it easier for comparison.
65                     pixel := unsigned(ram_in_dout);
66
67                     -- Threshold logic
68                     if pixel > THRESHOLD then
69                         out_pixel := x"FF"; -- white
70                     else
71                         out_pixel := x"00"; -- black
72                     end if;
73
74                     -- Output write
75                     ram_in_en  <= '1';
76                     ram_in_addr <= std_logic_vector(ptr);
77                     ram_out_en <= '1';
78                     ram_out_we <= '1'; -- write enable for LSB byte
79                     ram_out_addr <= std_logic_vector(ptr);
80                     ram_out_din  <= out_pixel;
81

```

A simple FSM (finite state machine) was used to set the module as active. With this design there was no need to put read and write in separate states as it was designed to work with dual port rams. An image threshold looks at the brightness of a pixel (usually greyscale), and it compares it to a threshold value. If it below the threshold value it usually all black, if it above, its usually white. With nothing in between.

For this calculation since it was a simple comparison, variables were instead of signals to use less resources and start outputting the threshold value the same cycle the pixel data was inputted.

```

82 -- Increment address
83 -- Ptr was added here because AXI uses 32 bit addrss and might have to loop over by 4.
84 if ptr < IMG_SIZE - 1 then
85     ptr <= ptr + 1;
86 else
87     state <= DONE;
88 end if;
89
90 when DONE =>
91     ram_in_en    <= '0';
92     ram_out_en   <= '0';
93     ram_out_we   <= '0';
94     done_flag    <= '1';
95
96 when others =>
97     state <= IDLE;
98
99 end case;
100 end if;
101 end process;
102
103 threshold_done <= done_flag;
104
105 end Behavioral;
106

```

After all the pixels were done going through thresholding and loaded into the BRAM, the module would give a 1 bit output signal so the sobel module could know when to start.

## Testbench for Image Threshold Module

The threshold module was very simple in terms of logic, the longer part was simulating since I needed to fill it with fake image pixel data that was randomly generated.

Unfortunately I could not give in actual pixel data with time constraints so I generated random values instead.

```
93 |      -- Test sequence
94 |      test_process: process
95 |      begin
96 |          -- Wait some time then start
97 |          wait for 20 ns;
98 |
99 |          -- Populate input RAM with pseudo-random values
100 |          for i in 0 to 1023 loop
101 |              input_mem(i) <= std_logic_vector(to_unsigned((i * 37) mod 256, 8));
102 |          end loop;
103 |
104 |          -- Trigger threshold processing
105 |          load_done <= '1';
106 |          wait for 10 ns;
107 |          load_done <= '0';
108 |
109 |      end process;
110 |
111 | end Behavioral;
112 |
```




Image threshold testbench shows random pixel values coming in through 'ram\_in\_dout' and a change of values all being either 00 or ff showing that it's working correctly. And at the end of the address, 3ff (1024 addresses) the state goes from read/write to done and sends a 'done' signal.




## Significant Code: Image Buffer

This is the buffer needed to supply our sobel kernel with a continuous stream of 9 pixels so it can perform the calculation. In order to this we have to create a buffer where we preload a large number of pixels from the BRAM. Then we can start moving data from the BRAM whilst simultaneously running our sobel calculations within the same cycle.

```
25 entity line_buffer_simple is
26   Port (
27     clk      : in  std_logic;           -- System clock
28     rst      : in  std_logic;           -- Reset
29     pixel_in  : in  std_logic_vector(7 downto 0); -- Incoming pixel
30     addr_in   : in  std_logic_vector(9 downto 0); -- Address of current pixel
31     pixel_valid : in  std_logic;         -- Indicates valid pixel input
32
33     buffer_ready : out std_logic;         -- High when window is valid
34     addr_out     : out std_logic_vector(9 downto 0); -- Delayed address output
35
36     -- Output: 3x3 pixel window (top to bottom, left to right)
37     p0, p1, p2 : out std_logic_vector(7 downto 0); -- Top row
38     p3, p4, p5 : out std_logic_vector(7 downto 0); -- Middle row
39     p6, p7, p8 : out std_logic_vector(7 downto 0); -- Bottom row
40   );
41 end line_buffer_simple;
```

For this module to work. I needed to take in the pixels from the BRAM. But the output was very important since it required the following:

- A signal several clock cycles ahead to let sobel the pixel stream was ready.
- Address output identical to the input but delayed to store sobel pixels to correct location.
- 9 registers that would continuously update each clock cycle so sobel could work.



The image above is similar to what we are doing. Placement and buffer lengths vary but it's allowing enough pixels for Sobel to work continuously.



```

53     type line_buffer_type is array (0 to IMG_WIDTH - 1) of std_logic_vector(7 downto 0);
54     signal lb1, lb2, lb3, lb4 : line_buffer_type := (others => (others => '0'));
55
56     -- Current column index for writing into the line buffers
57     signal col_index : integer range 0 to IMG_WIDTH - 1 := 0;
58
59     -- Counts how many rows have been processed (used to determine readiness)
60     -- rows 0 - 2 are used for kernel processing, we load in row 3 while we go left to right to keep it continuous.
61     signal row_counter : integer range 0 to 3 := 0;
62
63     -- Temporary signals for the current pixel in each of the 3 rows used for window
64     signal shift_reg1, shift_reg2, shift_reg3 : std_logic_vector(7 downto 0) := (others => '0');
65
66     -- Shift registers holding last 3 pixels from each row
67     signal sr_p0, sr_p1, sr_p2 : std_logic_vector(7 downto 0);
68     signal sr_p3, sr_p4, sr_p5 : std_logic_vector(7 downto 0);
69     signal sr_p6, sr_p7, sr_p8 : std_logic_vector(7 downto 0);
70
71     -- Address pipelining to align address timing with pixel window
72     signal addr_stage1, addr_stage2, addr_stage3, addr_stage4 : std_logic_vector(9 downto 0) := (others => '0');

```

Image above is showing the data types we are using and what is needed for the calculation. We need 4 line buffers, 3 for sobel to run, and 1 to act as a buffer so we can continuously run. The pixels will be loaded sequentially from left to right, then move down to up, this is why we have a column index and row count.

```

84     elsif rising_edge(clk) then
85         if pixel_valid = '1' then
86
87             -- each pixel gets stored in lb1(col_index) straight away.
88             -- each pixel gets stored from right to left, and moves from down to up.
89             -- This is feeding the line buffers, it also then gets pushed up,
90
91             -- (1) Shift all line buffers down by one row at current column index
92             lb4(col_index) <= lb3(col_index);
93             lb3(col_index) <= lb2(col_index);
94             lb2(col_index) <= lb1(col_index);
95             lb1(col_index) <= pixel_in; --actually starts from this line, (becaues pixels are
96
97             -- (2) Pipeline address to align with output window timing
98             addr_stage1 <= addr_in;
99             addr_stage2 <= addr_stage1;
100             addr_stage3 <= addr_stage2;
101             addr_stage4 <= addr_stage3;
102             addr_out <= addr_stage4;
103

```

The address had to be delayed between clock cycles. Since we are 'buffering pixels', their input address needs to match the time the sobel filter receives them so we can load them back to their corresponding address as the rest of the images.

Sr\_p0 ... sr\_8 will be registers. These are going to hold data for up to 3 clock cycles before each one is replaced. These will be individually fed to the sobel algorithm. Shift registers are used for the technique since they're fast and this is a way to permit data for a small amount of time.

```

107 ⊞      -- (3) Grab the current pixel from each row and store in horizontal shift regs
108      shift_reg1 <= lb4(col_index); -- top row
109      shift_reg2 <= lb3(col_index); -- middle row
110      shift_reg3 <= lb2(col_index); -- bottom row
111
112 ⊞      --each clock cycle these are being updated with new values.
113      -- each clock cycle we pass those current values to a shift register, to hold data
114      -- shown below.
115
116 ⊞      -- (4) Shift horizontal pixels left (simulate 3-pixel window across)
117      sr_p0 <= sr_p1;
118      sr_p1 <= sr_p2;
119      sr_p2 <= shift_reg1;
120
121      sr_p3 <= sr_p4;
122      sr_p4 <= sr_p5;
123      sr_p5 <= shift_reg2;
124
125      sr_p6 <= sr_p7;
126      sr_p7 <= sr_p8;
127      sr_p8 <= shift_reg3;
128
129      -- (5) Increment column and manage row count
130 ⊞      if col_index = IMG_WIDTH - 1 then
131          col_index <= 0;
132
133 ⊞          if row_counter < 3 then
134              row_counter <= row_counter + 1;
135 ⊞          end if;
136
137      -- (6) Assert buffer_ready once 3 full rows are available
138 ⊞      if row_counter = 2 then
139          buffer_ready <= '1';
140 ⊞      end if;
141      else
142          col_index <= col_index + 1;
143 ⊞      end if;
144 ⊞      end if;
145 ⊞      end if;
146 ⊞      end process;
147
148      -- Final pixel window outputs
149      p0 <= sr_p0; p1 <= sr_p1; p2 <= sr_p2;
150      p3 <= sr_p3; p4 <= sr_p4; p5 <= sr_p5;
151      p6 <= sr_p6; p7 <= sr_p7; p8 <= sr_p8;
152
153 ⊞      end Behavioral;

```

Testbench shown together with sobel filter on next few pages.

## Significant Code: Sobel Filter

```

5  entity sobel_processor is
6      Port (
7          clk          : in  std_logic;
8          rst          : in  std_logic;
9          enable       : in  std_logic;
10
11         addr_in       : in  std_logic_vector(9 downto 0);
12         pixel_amount  : in  std_logic_vector(9 downto 0); -- number of pixels expected
13
14         -- 3x3 Window Pixels
15         p0, p1, p2    : in  std_logic_vector(7 downto 0); -- Top row
16         p3, p4, p5    : in  std_logic_vector(7 downto 0); -- Middle row
17         p6, p7, p8    : in  std_logic_vector(7 downto 0); -- Bottom row
18
19         result_pixel  : out std_logic_vector(7 downto 0);
20         addr_out      : out std_logic_vector(9 downto 0);
21         done         : out std_logic
22     );
23 end sobel_processor;

```

Sobel Filter takes the inputs from the line buffer output, and is now able to perform a calculation for the centre pixel (p4) by using its neighbouring pixels.

```

25 architecture Behavioral of sobel_processor is
26     constant THRESHOLD : integer := 128;
27     signal pixel_count  : unsigned(9 downto 0) := (others => '0');
28     signal processing_done : std_logic := '0';
29 begin
30
31     process(clk, rst)
32         variable gx, gy : integer range -2048 to 2047;
33         variable magnitude : integer;
34     begin
35         if rst = '1' then
36             result_pixel <= (others => '0');
37             addr_out <= (others => '0');
38             pixel_count <= (others => '0');
39             processing_done <= '0';
40
41         elsif rising_edge(clk) then
42             if enable = '1' and processing_done = '0' then
43
44                 -- convert hex value to unsigned (decimal).
45                 -- convert to integer, because unsigned can't be negative and we need negative values in sobel.
46
47                 -- Compute Sobel Gx
48                 gx := to_integer(unsigned(p2)) + 2 * to_integer(unsigned(p5)) + to_integer(unsigned(p8))
49                     - to_integer(unsigned(p0)) - 2 * to_integer(unsigned(p3)) - to_integer(unsigned(p6));
50
51                 -- Compute Sobel Gy
52                 gy := to_integer(unsigned(p6)) + 2 * to_integer(unsigned(p7)) + to_integer(unsigned(p8))
53                     - to_integer(unsigned(p0)) - 2 * to_integer(unsigned(p1)) - to_integer(unsigned(p2));
54
55                 -- Magnitude approximation
56                 magnitude := abs(gx) + abs(gy);
57
58                 -- Thresholding
59                 if magnitude > THRESHOLD then
60                     result_pixel <= x"00"; -- edge
61                 else
62                     result_pixel <= x"FF"; -- no edge
63                 end if;
64
65                 addr_out <= addr_in;
66

```

$$G_x = \begin{bmatrix} -1 & 0 & 1 \\ -2 & 0 & 2 \\ -1 & 0 & 1 \end{bmatrix}$$

$$G_y = \begin{bmatrix} 1 & 2 & 1 \\ 0 & 0 & 0 \\ -1 & -2 & -1 \end{bmatrix}$$

The calculation is done using variables because we do not need to store this data. In order to find the sobel edge value we need the get the x and y gradients first. We do this by getting the edge pixels respectively and multiplying them by the amount respective of the figure on the right top. After we do this for both x and y, we usually use Pythagoras to get the value of g. ( $gx^2 + gy^2$ ) square rooted. However this is 'expensive' in terms of fpga resources so doing  $abs(gx)$  and  $abs(gy)$  gives us a good approximation.

Like the threshold we see if our gradient has a strong value past our 'threshold' mark. This will output either black or white and let us know if the value is deemed an edge.

## Testbenches for Sobel





Figure above shows the line buffer working as well as the sobel module. First the pixels are streamed into line buffer as shown in purple. After the first 3 rows are loaded and sobel has enough to start working, we get the buffer ready signalling sobel to start (in green). These values are read from BRAM 1 which stored the threshold pixel images.

Now for the sobel module, we can see the result pixel start changing, different from the threshold pixel values, showing they are indeed going through a different algorithm. All the results are either 00 or ff which is expected. And right at the end when all of them are done, we get the done signal in aqua colour turn to '1' allowing UART to receive a notification we're ready to stream because our data has been fully processed and stored in our final BRAM.

## Significant Code: UART streaming via VHDL.



To check the data was correct and to get a visual output, I used UART to stream the pixels to a Putty terminal with a few VHDL modules. Above shows the block diagram setup.

UART\_TX\_CTRL\_0 was provided by the demo file on the board. This is only a transmitter UART module. Since it requires us to only send data 1 byte a time, I made a custom BRAM loader using a FSM (finite – state machine). This was done in the module UART\_BRAM\_LOADER.

```

42  entity UART_TX_CTRL is
43      Port ( SEND : in  STD_LOGIC;
44            DATA : in  STD_LOGIC_VECTOR (7 downto 0);
45            CLK   : in  STD_LOGIC;
46            READY : out STD_LOGIC;
47            UART_TX : out STD_LOGIC);
48  end UART_TX_CTRL;

```

Above is the port for the UART TX CTRL module provided by the board. It needed adjustments as it was setup to stream at 9600 baud rate for a 100mhz processor. Since I used a 50 MHz processor I had to edit the transfer rate.

```

--constant BIT_TMR_MAX : std_logic_vector(13 downto 0) := "10100010110000"; --10416 = (round(100MHz / 9600)) - 1
constant BIT_TMR_MAX : std_logic_vector(13 downto 0) := "01010010111000"; -- 5208 for 50mHz

```

In the UART\_BRAM\_LOADER I also included a function that will convert all data values (which I knew would be pixel values) into ASCII characters.

This way I could map specific character values to certain characters and represent the different values to make an image.

Variables were used here, since there was no need to store this data across clock cycles.

Function shown on the right 'grayscale\_to\_ascii(pixel)'. Idea and code was taken from one of my peers – Charlie Watson.

```

22  architecture Behavioral of uart_bram_loader is
23
24      type state_type is (IDLE, READ, WAIT_CYCLE, SEND, WAIT_LOW, DONE);
25      signal state : state_type := IDLE;
26
27      signal address      : unsigned(9 downto 0) := (others => '0');
28      signal send_pulse   : std_logic := '0';
29      signal data_to_send : std_logic_vector(7 downto 0) := (others => '0');
30      signal current_byte : std_logic_vector(7 downto 0) := (others => '0');
31
32      signal use_ascii : std_logic := '1'; -- Set to '0' for raw output
33
34      constant END_ADDR : unsigned(9 downto 0) := to_unsigned(1024, 10); -- 1024 bytes
35
36      -- ASCII grayscale mapping
37      function grayscale_to_ascii(pixel : std_logic_vector(7 downto 0)) return std_logic_vector is
38          variable value : integer := to_integer(unsigned(pixel));
39      begin
40          if value < 32 then
41              return x"23"; -- '#'
42          elsif value < 64 then
43              return x"2B"; -- '+'
44          elsif value < 96 then
45              return x"2E"; -- '.'
46          elsif value < 128 then
47              return x"2D"; -- '-'
48          elsif value < 160 then
49              return x"3A"; -- ':'
50          elsif value < 192 then
51              return x"2A"; -- '*'
52          elsif value < 224 then
53              return x"25"; -- '$'
54          else
55              return x"20"; -- ' '
56          end if;
57      end function;
58

```



```

79 when IDLE =>
80     if START = '1' then
81         address <= (others => '0');
82         BRAM_EN <= '1';
83         BRAM_WE <= '0';
84         BRAM_ADDR <= std_logic_vector(address);
85         state <= READ;
86     end if;
87
88 when READ =>
89     state <= WAIT_CYCLE;
90
91 when WAIT_CYCLE =>
92     current_byte <= BRAM_DOUT;
93     state <= SEND;
94
95 when SEND =>
96     if UART_READY = '1' then
97         if use_ascii = '1' then
98             ascii_char := grayscale_to_ascii(current_byte);
99             data_to_send <= ascii_char;
100         else
101             data_to_send <= current_byte;
102         end if;
103         send_pulse <= '1';
104         state <= WAIT_LOW;
105     end if;
106
107 when WAIT_LOW =>
108     if UART_READY = '0' then
109         if address < END_ADDR - 1 then
110             address <= address + 1;
111             BRAM_ADDR <= std_logic_vector(address + 1);
112             state <= READ;
113         else
114             state <= DONE;
115         end if;
116     end if;
117
118 when DONE =>
119     BRAM_EN <= '0';
120     BRAM_WE <= '0';

```


This is the finite state machine used in the 'uart\_bram\_loader' module.

Since we can only send data one byte at a time, and need to wait for a response when done before loading another pixel, a state machine was used. This made it easy to track when to get data from the BRAM (in a sequential process), when to send data, and when to retrieve data again (once the UART\_TX module confirmed data was sent across successfully).

A testbench wasn't really used for this module, I essentially had to trust it was working. Because UART requires a 'accepted/done' signal once data is sent from the external source. It felt redundant simulating that since it would be up to an external factor.

## Test Study - BRAM Sample File.

Since I was going to be using BRAM a lot in my project to store data, read data, manipulate and write back. I decided to create a mini-isolated project focusing on loading and adding numbers and writing back to get comfortable with the process.



The testbench was incredibly useful here especially with the ability to group / divide and colour data to distinguish between so many signals and off different data widths.


Data is 32 bits since original plan was to either stream or write data back to vitis to use with PMOD. Later changed to 8 bits to save space on FPGA board.

This proved invaluable.




### Additional tests and findings

1. Reset button working (makes catching ILA easier). Test bench working as expected.



Simple connection but proved vital when needing to capture data on ILA. When programming FPGA with bitstream, the calculations happen too fast before ILA gets opportunity to be armed.

So a reset was used so I could set up an ILA, and reset the device and then see when signals are met.



Above on ILA. Port B isn't being read as it should for BRAM. We can't read the info for some reason.

2. Able to read my AXI BRAM Data in Vitis (for Pmod if wanted to use). Basic UART showing incremented address and array of increasing numbers.

```

Signalizing VHDL to start...

Reading BRAM data:
                                Addr 0xC0
000000 = 0x00000000
                                Addr 0xC0000004 = 0x00000000
                                Addr 0xC0000008 = 0x00000002
0xC000000C = 0x00000004
                                Addr 0xC0000010 = 0x00000006
                                Addr 0xC0000014 = 0x00000008
0xC0000018 = 0x0000000A
                                Addr 0xC000001C = 0x0000000C
                                Addr 0xC0000020 = 0x0000000E
0xC0000024 = 0x00000010
                                Addr 0xC0000028 = 0x00000012
                                Addr 0xC000002C = 0x00000014
0xC0000030 = 0x00000016
                                Addr 0xC0000034 = 0x00000018
                                Addr 0xC0000038 = 0x0000001A
0xC000003C = 0x0000001C
                                Addr 0xC0000040 = 0x0000001E
                                Addr 0xC0000044 = 0x00000020
0xC0000048 = 0x00000022
                                Addr 0xC000004C = 0x00000024
0xC0000050 = 0x00000026
                                Addr 0xC0000054 = 0x00000028
                                Addr 0xC0000058 = 0x0000002A
0xC000005C = 0x0000002C
                                Addr 0xC0000060 = 0x0000002E
                                Addr 0xC0000064 = 0x00000030
0xC0000068 = 0x00000032
                                Addr 0xC000006C = 0x00000034
                                Addr 0xC0000070 = 0x00000036
0xC0000074 = 0x00000038
                                Addr 0xC0000078 = 0x0000003A
                                Addr 0xC000007C = 0x0000003C
0xC0000080 = 0x0000003E
                                Addr 0xC0000084 = 0x00000040
                                Addr 0xC0000088 = 0x00000042
0xC000008C = 0x00000044
                                Addr 0xC0000090 = 0x00000046
                                Addr 0xC0000094 = 0x00000048
0xC0000098 = 0x0000004A
                                Addr 0xC000009C = 0x0000004C
                                Addr 0xC00000A0 = 0x0000004E
                                Addr 0xC00000A4 = 0x00000050
0xC00000A8 = 0x00000052
                                Addr 0xC00000AC = 0x00000054
                                Addr 0xC00000B0 = 0x00000056
                                Addr 0xC00000B4 = 0x00000058
0xC00000B8 = 0x0000005A
                                Addr 0xC00000BC = 0x0000005C
                                Addr 0xC00000C0 = 0x0000005E
                                Addr 0xC00000C4 = 0x00000060
0xC00000C8 = 0x00000062
                                Addr 0xC00000CC = 0x00000064
                                Addr 0xC00000D0 = 0x00000066
                                Addr 0xC00000D4 = 0x00000068
0xC00000D8 = 0x0000006A
                                Addr 0xC00000DC = 0x0000006C
                                Addr 0xC00000E0 = 0x0000006E
                                Addr 0xC00000E4 = 0x00000070
0xC00000E8 = 0x00000072
                                Addr 0xC00000EC = 0x00000074
                                Addr 0xC00000F0 = 0x00000076
                                Addr 0xC00000F4 = 0x00000078
0xC00000F8 = 0x0000007A
                                Addr 0xC00000FC = 0x0000007C
                                Addr 0xC0000100 = 0x0000007E
                                Addr 0xC0000104 = 0x00000080
0xC0000108 = 0x00000082
                                Addr 0xC000010C = 0x00000084
                                Addr 0xC0000110 = 0x00000086
0xC0000114 = 0x00000088
                                Addr 0xC0000118 = 0x0000008A
                                Addr 0xC000011C = 0x0000008C
0xC0000120 = 0x0000008E
                                Addr 0xC0000124 = 0x00000090
                                Addr 0xC0000128 = 0x00000092
0xC000012C = 0x00000094
                                Addr 0xC0000130 = 0x00000096
                                Addr 0xC0000134 = 0x00000098
0xC0000138 = 0x0000009A
                                Addr 0xC000013C = 0x0000009C
                                Addr 0xC0000140 = 0x0000009E
                                Addr 0xC0000144 = 0x000000A0
0xC0000148 = 0x000000A2
                                Addr 0xC000014C = 0x000000A4
                                Addr 0xC0000150 = 0x000000A6
                                Addr 0xC0000154 = 0x000000A8
0xC0000158 = 0x000000AA
                                Addr 0xC000015C = 0x000000AC
                                Addr 0xC0000160 = 0x000000AE
                                Addr 0xC0000164 = 0x000000B0
0xC0000168 = 0x000000B2
                                Addr 0xC000016C = 0x000000B4
                                Addr 0xC0000170 = 0x000000B6
                                Addr 0xC0000174 = 0x000000B8
0xC0000178 = 0x000000BA
                                Addr 0xC000017C = 0x000000BC
                                Addr 0xC0000180 = 0x000000BE
                                Addr 0xC0000184 = 0x000000C0
0xC0000188 = 0x000000C2
                                Addr 0xC000018C = 0x000000C4
                                Addr 0xC0000190 = 0x000000C6
                                Addr 0xC0000194 = 0x000000C8
0xC0000198 = 0x000000CA
                                Addr 0xC000019C = 0x000000CC
                                Addr 0xC00001A0 = 0x000000CE
                                Addr 0xC00001A4 = 0x000000D0
0xC00001A8 = 0x000000D2
                                Addr 0xC00001AC = 0x000000D4
                                Addr 0xC00001B0 = 0x000000D6
                                Addr 0xC00001B4 = 0x000000D8
0xC00001B8 = 0x000000DA
                                Addr 0xC00001BC = 0x000000DC
                                Addr 0xC00001C0 = 0x000000DE
                                Addr 0xC00001C4 = 0x000000E0
0xC00001C8 = 0x000000E2
                                Addr 0xC00001CC = 0x000000E4
                                Addr 0xC00001D0 = 0x000000E6
                                Addr 0xC00001D4 = 0x000000E8
0xC00001D8 = 0x000000EA
                                Addr 0xC00001DC = 0x000000EC
                                Addr 0xC00001E0 = 0x000000EE
                                Addr 0xC00001E4 = 0x000000F0
0xC00001E8 = 0x000000F2
                                Addr 0xC00001EC = 0x000000F4
                                Addr 0xC00001F0 = 0x000000F6
                                Addr 0xC00001F4 = 0x000000F8
0xC00001F8 = 0x000000FA
                                Addr 0xC00001FC = 0x000000FC
                                Addr 0xC0000200 = 0x000000FE
                                Addr 0xC0000204 = 0x00000100
0xC0000208 = 0x00000102
                                Addr 0xC000020C = 0x00000104
                                Addr 0xC0000210 = 0x00000106
0xC0000214 = 0x00000108
                                Addr 0xC0000218 = 0x0000010A
                                Addr 0xC000021C = 0x0000010C
0xC0000220 = 0x0000010E
                                Addr 0xC0000224 = 0x00000110
                                Addr 0xC0000228 = 0x00000112
0xC000022C = 0x00000114
                                Addr 0xC0000230 = 0x00000116
                                Addr 0xC0000234 = 0x00000118
0xC0000238 = 0x0000011A
                                Addr 0xC000023C = 0x0000011C
                                Addr 0xC0000240 = 0x0000011E
                                Addr 0xC0000244 = 0x00000120
0xC0000248 = 0x00000122
                                Addr 0xC000024C = 0x00000124
                                Addr 0xC0000250 = 0x00000126
                                Addr 0xC0000254 = 0x00000128
0xC0000258 = 0x0000012A
                                Addr 0xC000025C = 0x0000012C
                                Addr 0xC0000260 = 0x0000012E
                                Addr 0xC0000264 = 0x00000130
0xC0000268 = 0x00000132
                                Addr 0xC000026C = 0x00000134
                                Addr 0xC0000270 = 0x00000136
                                Addr 0xC0000274 = 0x00000138
0xC0000278 = 0x0000013A
                                Addr 0xC000027C = 0x0000013C
                                Addr 0xC0000280 = 0x0000013E
                                Addr 0xC0000284 = 0x00000140
0xC0000288 = 0x00000142
                                Addr 0xC000028C = 0x00000144
                                Addr 0xC0000290 = 0x00000146
                                Addr 0xC0000294 = 0x00000148
0xC0000298 = 0x0000014A
                                Addr 0xC000029C = 0x0000014C
                                Addr 0xC00002A0 = 0x0000014E
                                Addr 0xC00002A4 = 0x00000150
```

Output from Putty.

```
#include <sleep.h>

#define GPIO_DEVICE_ID XPAR_GPIO_0_DEVICE_ID
#define BRAM_BASEADDR  XPAR_BRAM_0_BASEADDR
#define BRAM_WORDS      256 // Number of 32-bit words (adjust if needed)
#define WORD_OFFSET     4 // Each word is 4 bytes

XGpio Gpio;

int main() {
    xil_printf("=== FPGA BRAM Read Tool ===\n");

    // Initialize GPIO
    if (XGpio_Initialize(&Gpio, GPIO_DEVICE_ID) != XST_SUCCESS) {
        xil_printf("GPIO Init Failed\n");
        return XST_FAILURE;
    }
    XGpio_SetDataDirection(&Gpio, 1, 0x00); // GPIO as output


    // Optional: Signal VHDL to begin
    xil_printf("Signaling VHDL to start...\n");
    XGpio_DiscreteWrite(&Gpio, 1, 0x01); // Custom start signal (if used)
    sleep(1);

    xil_printf("\nReading BRAM data:\n");
    for (u32 i = 0; i < BRAM_WORDS; i++) {
        u32 addr = BRAM_BASEADDR + (i * WORD_OFFSET);
        u32 data = Xil_In32(addr);
        xil_printf("Addr: 0x%08X = 0x%08X\n", addr, data);
    }


    // Optional: Reset GPIO signal
    XGpio_DiscreteWrite(&Gpio, 1, 0x00);

    xil_printf("\nRead complete.\n");
    return 0;
}
```

Code in C to read data from AXI once loaded.



AXI Bram was connected to block memory generator. I didn't know the signals beneath were being overridden by AXI. PortA worked fine, but portB was causing issues. Disconnecting made it work. I realised its best to have one port for AXI, rest for regular BRAM access without AXI.



Data is now coming out of portb as expected, and my custom adder din (final result) has the data I expected.

