

## Dev Halai – FPGA Capstone Handout.

### Designing a Sobel Image Processor on Basys 3 board.

High level overview of process:




Why? Think of a car or any modern device where you might need visual input to perform other actions. Like a dashboard on a smart car. Needs cameras with data to see where the road is, detect where objects and people are in real time.

Tech Stack used:


**Vitis** on **Microblaze** for prototyping, using **C** language.

**AMD / Xilinx** suite for IDE and debugging tools used whilst working on the **Basys 3** board.

FPGA language used was **VHDL**.



## Block Diagram for main design.




On the left we have the clock wizard to generate a 100 Mhz clock.

In **Orange** is the image loaded as a COE to initialize our ROM with the grey scale scale.

In **Green** is the threshold process which takes data from the ROM, applies a threshold filter and stores it in a dual port RAM (blk mem gen 1).

In **Pink** is our sobel filter. Sobel uses kernal convolution. So for this module we had to work on not just our immediate pixel, but surrounding ones too. A line / data buffer was needed to input the correct data into our sobel filter calculation. Which then the individual pixels could be stored in the BRAM at the correct address.

## Uart streaming via VHDL.




To check if the data was correct I streamed it using UART to Putty with a VHDL module.

Since Uart requires data to be sent 1 bit at a time I had to make a 'uart bram loader' which took data from BRAM and sent to putty.

## BRAM Sample File.

Since I was going to be using BRAM a lot in my project to store data, read data, manipulate and write back. I decided to create a mini-isolated project focusing on loading and adding numbers and writing back to get comfortable with the process.



The testbench was incredibly useful here especially with the ability to group / divide and colour data to distinguish between so many signals and off different data widths.

Data is 32 bits since original plan was to either stream or write data back to vitis to use with PMOD. Later changed to 8 bits to save space on FPGA board.


This proved invaluable.

## Image Threshold TestBench

Testbench was ran of top model since I wanted to use the data from the COE BRAM loaded into module to test real conditions.


## Additional tests

1. Reset model working (makes catching ILA easier). Test bench as expected.




Reset captured on ILA and all data reset and started from beginning. Useful for captures.






AXI Bram was connected to block memory generator. I didn't know the signals beneath were being overridden by AXI. PortA worked fine, but portB was causing issues. Disconnecting made it work. I realised its best to have one port for AXI, rest for regular BRAM access without AXI.



Data is now coming out of portb as expected, and my custom adder din (final result) has the data I expected.



RAM LOAD. And Image threshold.

How did I know it worked? In simulation, everything from RAM Load coming out had various values (showing it was a greyscale pixel values). Everything coming out from Image threshold was either 0 or ..00FF, meaning it was either black or white, correct for a threshold response.