


Ch.6 Registers and Counters - part Α

Registers

- : 임시 저장소, ff 여러 개를 하나로 (ff 확장)
- → ff보다 더 많은 양의 메모리를 저장(대부분의 컴퓨터는 32bit보다 큼, ff는 1bit)
- → processor에서 일시적인 저장소로 사용됨 ⇒ CPJ 너무에서 제일어뿐 Memory
- → 메인 메모리보다 빠르기에 복잡한 연산을 빨리 하는데 도와줌

a basic register - Reg-4

- Reg-4 (a 4-bit register) (けん teg (ster)
 - Dff 사용: ff input equations 없이 데이터 저장 쉬움
 - off 간의 CLK, CLR signal 공유





o input: D3-D0


output: Q3-Q0

o clock cycle마다 input을 output에 copy핫는 operation

• LD signal








- LD = 0
 - CLK이 무엇이든 다①→ data 유지(load x)
- LD = 1
 - CLK이 positive edge일때만①→ data load
- ⇒ clock gating 75 had!
- → timing problems 가 발생
- clock 자체는 길지 않지만 연산할 때마다 약간 delay (LD는 (clock cycle 이내에서안)
- 여러 개의 register가 같이 clock 사용하면 약간의 차이가 생김 → clock skew





LD + 2-to-1 MUX




- LD = 0
 - input : Q3 Q0 → data 유지(load x) ⇒ MU kット 🍃 선트닉
- LD = 1

- ・ input: D3 D0 → data load (New data) → MUX7ト P1 行野
- \Rightarrow clock gating X
- → timing problems가 발생 X (중터 안성적)


Shift register

clock cycle마다 output을 하나씩 'shift'

ex) right로 shift




• SI input : shift 할 때 빈 자리에 새로 넣을 input 《(기수)"




· Shift direction

Present Q ₀ -Q ₃	SI	Next Q ₀ -Q ₃
ABCO	X	XABC



Present Q ₃ -Q ₀	SI	Next Q ₃ -Q ₀
(DCBA	X	CBAX

• shift register + parallel load → regular register




sactive (ow

- \circ LD = 0 \Rightarrow MVX : \triangleright
 - input: SIQ0Q1Q2
 - → 다음 positive edge에서 shift
- LD = 1 \Rightarrow MUX : \triangleright
 - input: D0 D3(new value) → KH2+ MPW+
 - → 다음 positive edge에서 data load

Serial data transfer

shift register : 'serial data' , 'parallel data' 서로 converting 가능


- computer는 multiple-bit quantities로 일하지만 가끔 serial data로 받는게 필요함
 - o ex) keyboard, mouse
- 1. receive serial data using a shift register



2. send data serially with a shift register

4 bithy I clockcycle

1 bith 4 clock cycle



Universal shift register

: 내가 고른 기능이 수행됨




Table 6-3Function Table for the Register of Fig. 6-7

Mode Control		
S ₁	S ₀	Register Operation
0	0	No change
0	1	Shift right
1	0	Shift left (3)
1	1	Parallel load

Input > Cleat Clk G1, G0 Input > GIR GIR GIL

• clear : register를 0으로 clear

clock

• shift-right : right enable

• shift-left: left enable


• parallel-load : control to enable

• n parllel input lines

→ a control state : register의 값을 unchanged

example - serial addition

1>4 67+ full adder 1+5



+) 8bit adder

Registers in Modern Hardware

Registers store data in the CPU Used to supply values to the ALU. Used to store the results.

If we can use registers, why bother with RAM?

Processer	GPR	Mode
Intel Core i7	8	32bit
	16	64bit
AMD Ryzen 7	8	32bit
	16	64bit



Answer: Registers are expensive!

- Registers occupy the most expensive space on a chip the core.
 L1 and L2 are very fast RAM but not as fast as registers.

