

# Ch.4-6 The Processor - ILP

```
*Instruction-Level Parallelism (ILP)
  प्रमुप पर्मित (Proetme et सम्बर्ध)
   ILP 증가 방법?
     D Pipeline 201371: Stage NAP
         가 stage AIBEL -> CPI = 고정, 대신 I clock Cycle NZL +>
      D 다궁 내보내기 (Multiple Tique) : 컴퓨터 내보이 구성 모도 여러 개
          मार्स अageorie नर्न ख्रियं पार्ताहरू -> ख्रियं रिग्र इंट > clock rate
                                              CCDICI , IPC>1)
          ex) 46thz 4-way multiple issue
              \Rightarrow 16 BIPS, Peak CPI = 0.25, Peak IPC=4
                                             4 data dependency rolled
                                                Peak 练이 나는 火는 항言
             Static Multiple Issue: Completel 58 -> HWZZ
                                  TEGUE SOHOII 같이 내보내긴 명명이 묶어 %음
- 원제를 1인피 + 탐지
            Dynamic Multiple Iggue: CPH- 時起行始 -> GWZ
                                   - CPV가 에 Cyclepich 함께 9년 명명서 고공 + 흐음 2정
                                  — Comprient ख्रिक्ट्रियला सिस राश्चित्र
                                   E- CPUZL HUN-TEMEOUI Advanced THE HEAD
                                     -> CHOPSE MAZANG SHOZ NIS
                              → 初回回 computers = H中在 dynamic multiple 1591102 3H对
```

\* Speculation (225)

더 않은 ILP를 찾아내고 이용하는 기법 → 버릇 개반은 감

⇒ compiler के Processor>+ खंडेलिंड क्षिण ट्राम्ट्र केर्ट्र

T operations 五叶地 蜡 시작

□ 元子が 大の 失され check □ またいでき → operation complete □ まれで → operation roll-back + そりだれない でく

ex) branch outcome of the first > path takenof = 12cm toll - back

ex2) Sw→ lw 인(ch 음양한 주도를 장조하지 않는다고 주저 → (w) Swith 먼저 신행

- 1) compiler / Hw speculation
  - COMPTLET: 면접어 인터 24H지 가능

HW: 선생병 후 견라운 temporary buforl 저자

- → 필연할 ŒU가 길 때에게 CH기
- → निश्रेश रहेल ब्रेड्डिट्स युक्त / orund flash Ruffer
- O Stot ZUAPF MSA CHAIN GROED FLOW FIRM ;

I ISA SUPPORL

1

- Static speculation: 马曼 空叫 U 中野堂 Service routin 7771卫 있음.

- Dynamic Speculation: Hwy exception ets offering instructions buffering

(Hw based) - AN YZHN, Flush baffer

### \* State Multiple Issue

- THUE packets: & Cycleon 場色 教生 MSHRUGTON group Compiler → 内部可能是 Taque packetses groupping
  - i) groupe stugle cycle oil zin it
  - रा) मुख्या pipeline resourced एक्टा राजप pockel पांडा ने येडिं
  - m) Very Long Instruction Word (VLIW): 명정 전 brutel 명명어진 생각내내기
- 2 scheduling otch 21?
  - > Compiler: some /all Hazard 7412-1
  - T) hazardot 안 NO 153 범정에 제공병필요
  - Ti) Teque packet unamit dependency x


11 PACKET ZION'Z dependency 1th - ISAUTCH CHR. COMPTIETE GEAL SOLOF 35

ला nop>+ मुंद्रिभराख एड → क्षेण हिन्द् विक्रानित → अन्तिर्भराख एड X

3 example: Static dual Issue (pipelineo) 274)

= two Tique packet [ ALU/ Branch (7267+) = biller branch

Address	Instruction type	Pipeline Stages								
n	ALU/branch	IF	ID	EX	MEM	WB	746	der!	<b>→27He</b> (	भ्यश् <del>व</del> त
n + 4	Load/store	IF	ID	EX	MEM	WB	100	HULL	72/19	3-00/
n + 8	ALU/branch		IF	ID	EX	МЕМ	WB			
n + 12	Load/store		IF	ID	EX	МЕМ	WB			
n + 16	ALU/branch			IF	ID	EX	MEM	WB		
n + 20	Load/store			IF	ID	EX	MEM	WB		
11 + 20	Load/store	<b>→</b> 7+2	h 0412	19( \$		,		TPC=2	J	



T) Static dual multiple TSSUEMINH 世份如子 烈气 Data Hazard?

· EX MIN BLAT GOAD HOSONG

add \$t0, \$s0, \$s1 \$ 870|

Toad \$s2, 0(\$t0) dependent

PUt. (Hel PICKE) HE 27+

=> SUM TESUE 25+X

· Load/use Hazard

→ 여전비 I cycle el latency Put, 2 Hel 면경에가 동시에 있었


```
Loop: lw $t0 0($s1) # $t0=array element addu $t0, $t0 $s2 # add scalar in $s2 sw $t0, 0($s1) # store result addi $s1, $s1,-4 # decrement pointer bne $s1, $zero, Loop # goto Loop if $s1!=0
```

		ALU/branch	Load/store	cycle
dependency x	Loop:	nop	lw <b>(\$51)</b> 0(\$s1)	1
मास सम्म (		addi \$1, \$1,-4	the cycle offlots	2
	teropole		nop	3
6	भिक् के	bne \$s2, \$zero, Loop	sw \$t0, 4(\$s1)	4
			1-3 dependency x => A	HPL X

■ IPC = 5/4 = 1.25 (c.f. peak IPC = 2)

## 1 Loop Unrolling

Loop body를 복제하여 더 병면적인 형=HZ 만듦 → Loop - control overhead →



Ch.4-6 The Processor - ILP

1

## · example



# Loop Unrolling Example addu \$10, 0(\$s1) addu \$50, \$50, \$s2 \$50, 0(\$s1) addi \$51, \$51, 4 \$51, \$zero, Loop


	ALU/branch	Load/store	cycle
Loop:	addi \$s1, \$s1, 16	<pre>Tw \$t0, 0(\$s1)</pre>	1
	nop जिला कार्य किला कार्य	_lw	2
	·addu \$t0, \$t0, \$s2 -67	lw\ <b>\$t2</b> , 8(\$s1)	3
	addu \$t1, <b>\$t1</b> , \$s2	lw \$t3, 4(\$s1)	4
	addu\\$t2, \\$t2, \\$s2	sw \( \\$t0 \), 16(\\$s1)	5
L	addu \$t3, \$t4, \$s2	sw \$t1, 12(\$s1)	6
	nop	sw \$t2, 8(\$s1)	7
	bne \$s1, \$zero, Loop	sw \$t3, 4(\$s1)	8
		Register Renning 5 sm	Pad!

□ IPC = 14/8 = 1.75

Closer to 2, but at cost of registers and code size

## \* Dynamic Multiple Issue (Hw support)

- 1 Superacular processors Huzard State Hatelor Ht Boston 19946 4th
- ② CPU: Compileret 다음 → Compilerel 5분 방지 않는전항.
- 3 Pynamic Pipeline scheduling
  - => COURT GIGITHES INSTRUCTION ORDER AFTHER SIGNS
  - → BU+, result를 commit (= write) 하는 작명은 작명한 한터대로 당시



1

#### @ Register Renanting → Reservation Station / Reorder buffer oiles teating

Resolution Stationer Instruction 1494e bull 739

- operand 진라가 안들어진 상드너

- i) operand? heservation stational copy
- 77) dependency 448 x (overwrites 245)
- Operand 정각 안들이지지 않은 경우
  - i) function unitalist 1914 > Data Forwarding > reservation Stationary 2015
  - (it) register update IteX (temporary result)

#### 6 speculation > # 2??

Predict Branch + continue issuing: branch outcome of ABE activity Commit X Load speculation

- i) Load & Cache miss delay Its HZ=1 offer
- ii) Speculational Clear & Ethnial (m 1964 X
  - → clear되면 mark 2두 지원
  - =) 分次12ge2 2型 COMMT+

## => DYNAMIC Scheduling the old? Compileral H SE CH SEN Str old?

- O 85 Stall & compriserably predict X

  ex) (ache misses ⇒ run timee 28t मर्थ >+&
- © Branchet 252515H STAILL SCHEDNING X4525 XEX
  - -> ISAULCH CHEZII COMPTLE + EXECUTION

Ch.4-6 The Processor - ILP

1

#### **Fallacies**

- Pipelining은 굉장히 쉬운 개념이다(?)
  - Basic Idea 자체는 매우 쉽다.
  - 그런데, 디테일하게 들어가면 굉장히 머리 아프다는 거다.
    - ex) Data Hazards를 detecting하는 것 등등..
- Pipelining 기법의 원리 자체는, technology와 independent하다.
  - 그러면, 우리는 왜 항상 pipelining을 사용하지 않는 것일까?
  - o Transistor가 많이 필요하고, 이에 따라 더 advanced한 테크닉들이 필요하고.. 하여튼 실현하기 위해서 많은 수고가 든다.
  - CISC는.. pipeline 구현이 너무 힘든데, RISC의 등장으로 pipeline 구현 난이도가 많이 내려갔다.
     ex) predicated instructions (조건부 실행 명령 / 명령어가 특정 조건에 따라 실행되거나 무시 되도록하는 방법)

#### **Pitfalls**

- ISA design이 쓰레기면, pipelining을 구현하는 게 어려워진다.
  - ex) complex instruction sets(VAX, IA-32)
    - → pipelining이 동작하기 위해 상당한 overhead가 발생한다.
    - → IA-32 micro-op approach (micro-operation approach / AMD에서는 ROP이라고 부른다)
  - ex2) complex addressing modes
    - → Register update를 하며 side effects, memory indirection 등..
  - ex3) delayed branches
    - → Advanced pipelines에는 긴 delay slots가 있다.

Ch.4-6 The Processor - ILP