

Ch.5 Synchronous Sequential Logic - part D

Finite-state Machine(FSM)

state

주어진 시점에서의 memory에 저장된 contents

- → in sequential logic, information from past inputs is stored in memory.(ex. ff)
- → 회로에서 접근했던 모든 정보를 contain

Finite-state machine(FSM, FSA, simply a state machine)

주어진 시간 내에 finite한 개수의 state 중 정확히 한 곳에 갈 수 있는 절대적인 machine (ex. vending machine, elevators)


- transition: input에 대한 state 이동
- FSM: list of states, initial state, and input에 대한 transition

Mealy State Machine

Output- > present state, current input




- input change → output change
 - o clock input <mark>바뀌길 기다리지 않고</mark> output도 update



Moore State Machine

Output- > present state

- clock input change → output change
 - o clock input이 <mark>바뀔 때만</mark> output도 update




State Reduction

sequential circuit에서 ff의 개수를 reduction

→ input, output 변화 없이 reduction 해야 함

- (State transcton 끝등)
 equivalent state : 같은 상태에서 정확히 같은 input, output → 두 state는 equivalent
 - ⇒하나만 있는 것이 효율적 (don't care 4) → セ(2가 더 간단
 - ⇒ state가 줄어들면 ff 개수도 줄어듦
- example > 2色叶 知如 transction ole(의 다른 fransition 꼭 가져들것



State Assignment

M state는 log2M bits의 코드

4tate >HP | 142 : ff 17H 344 : ff 27H 548 : ff 27H 346 : ff 47H --->

Table 5-9 Three Possible Bipary State Assignments ⇒	टिन्हरू भीषा	있음
---	--------------	----

State	Assignment 1 Binary	Assignment 2 Gray code	Assignment 3 One-hot
a	000	000	00001
b	001	001	00010
c	010	011	00100
d	011	010	01000
e	100	110	10000

Table 5-10 Reduced State Table

//	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
000	000	001	0	0	
001	010	011	O	0	
010	000	911	O	0	
011	100	911	O	1	
100	000	011	O	1	

Sequential circuit design \leftrightarrow analy 679

- 1. state diagram → state table 만들기 → present state, input | next state, output
- 2. state table로 state에 binary code 할당(n개의 state → log2n개의 ff)
- 3. 각 ff의 input value 찾기(ff excitation table 활용)
- 4. ff의 input, output equation 찾기
- 5. 회로 설계

→ DFA 만들~대 80, 81 ··· GeHTNg '했던것됬'당 가능한 경우생각 Sequence recognizers

a special kind of sequentail circuit that looks for a special bit pattern in some input



I SET PUT UN CHECKPINIONIE

example - JK ff


"1001"을 recognize

1. making a state table 7) sequence recognizer oystonkyy → 4 statest 2 month artow

Pontonts 12H

- 9tart 9tate
- (만들어었을 때 → 이 등에면 연구, 0이면 다음 ③ 0 2

(00(5억()) 至 10(" 图 3 , 00() 图 图 3) 00() 图 图 100() 001 日初 100() 100() 日初 100() 100() 日初 100() 100() 日初 100() 100() 日初 100() 日初 100() 100() - part D Ch.5 Synchronous Sequential



Remember how the state diagram arrows correspond to rows of the state table:

present	input/output next state
-> tranget	FON SELLST FOW STY

Present		Next	
State	Input	State	Output
Α	0	A	0
Α	1	В	0
В	0	С	0
В	1	В	0
С	0	D	0
С	1	В	0
D	0	Α	0
D	1	В	1

2. assigning binary codes to states


DII	binary codes to states					しっと	익	state	>	224	6(44
	2		A1		ı	Pres	ent		Ne	xt	
ľ	Present		Next			Sto	ate	Input	Sto	ite	Output
H	State	Input	State	Output		Q_1	Q_0	X	Q_1	Qo	Z
	Α	0	Α	0		0	0	0	0	0	0
L	Α	1	В	0		0	0	1	0	1	0
	В	0	С	0		0	1	0	1	0	0
L	В	1	В	0		0	i	1	0	1	Ö
	С	0	D	0		1	n	0	1	1	0
	С	1	В	0		1	0	1	0	1	0
	D	0	Α	0		-	1	0	0	0	0
	D	1	В	1		1	1	0	_	4	1
_					'	1		1	0		1

3. finding ff input values

Pres Sto	sent ate	Input	Next State		Flip flop inputs	Output
Q_1	Qo	X	Q_1	Qo	J_1 K_1 J_0 K_0	Z
0	0	0	0	0		0
0	0	1	0	1		0
0	1	0	1	0		0
0	1	1	0	1		0
1	0	0	1	1		0
1	0	1	0	1		0
1	1	0	0	0		0
1	1	1	0	1		1


7) Af 32 2271

- ff 종류에 따라 효율이 달라짐 → 이 예시에서는 JK 두 개 사용
 - JK ff input values
 - o characteristic table





4. find equations for the ff input, output

: k-map 이용하여 방정식 찾음 \Rightarrow Present State, Toput 으킨 군에 대한 는 -map



5. build the circuit





example - D ff

Pres			Next		Flip-flop		
Sto	ate	Input	St	ate	inp	uts	Output
Q_1	Qo	X	Q_1	\mathbf{Q}_0	D ₁	D ₀	Z
0	0	0	0	0	0	0	0
0	0	1	0	1	0	l	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	1	0
1	0	0	1	1	1	1	0
1	0	1	0	1	Q	l	0
1	1	0	0	0	9	0	0
1	1	1	0	1	0	l	1

1 Dff characteristic table


D	Q(++1)	operation
0	0 Reset	
ı)	9et


3 Dis Do equation -> Emap

② C	o ef	ekcit	01-((in table
	Q(t)	Q(t(()	D	operation
	0	Q	0	Reset Set
	0	(١	५et
	- 1	Q		Resot

9e+

6






ff comprison


- JK ff: don't care 값이 많아서 간단한 회로를 그릴 수 있음
- Dff: input이 하나만 있어서 input equation을 만드는데 쉬움
- → 실전에서 D가 더 자주 쓰임.

Xexciation table




Q(t)	Q(†+1)	Δ	Operation
0	0	0	Reset
0	1	1	Set
1	0	0	Reset
1	1	1	Set

$$Q(+1) = D$$



Q(†)	Q(†+1)	J	K	Operation
0	0	0	×	No change/reset
0	1	1	×	Set/complement
1	0	×	1	Reset/complement
1	1	×	0	No change/set



Q(†)	Q(†+1)	Т	Operation
0	0	0	No change
0	1	1	Complement
1	0	1	Complement
1	1	0	No change

$$Q(t+1) = T \oplus Q(t-)$$