

Ch.7 Memory And Programmable Logic - part B


Combinational PLD

AND-OR SOP → AND array, OR array로 나누어진 programmable한 집적회로

1. **PROM**: fixed AND array(decoder) + programmable OR array

2. PAL: programmable AND array + fixed OR array

3. **PLA**: programmable AND array + programmable OR array



Programmable Logic Array(PLA)

programmable AND array

+ programmable OR array

input → n개

output → m개

produce terms(AND gate) → k개

sum terms(OR gate) → m개

 \Rightarrow programmed fuses: 2n*k + k*m + 2m


↔ **ROM** : 2^n X m

Product fermatest 38!


PLA Programming Table

			Inputs			Outputs (T) (C)		
	Product Term	Α	В	c	F ₁	F ₂		
AB'	1	1	0	_	1	_		
AB' AC	2	1	-	1	1	1	- 1	
BC	3	_	1	1	_	1	/	
A'BC'	4	0	1	0	1	_	V	






• example 7.2



→ equation을 어떻게 설정하냐에 따라서 AND gate(Product term) 개수가 다름 ⇒ 최소화!



Programmable Array Logic(PAL)

programmable AND array

+ fixed OR array

Ch.7 Memory And Programmable Logic - part






Table 7.6

	AND Inputs							
Product Term	Α	В	С	D	w	Outputs		
1	1	1	0	_		w = ABC' + A'B'CD'		
2	0	0	1	0	_			
3	_	_	_	_	_			
4	1	_	_	_	_	x = A + BCD		
5	_	1	1	1	-			
6	_	_	_	_	_			
7	0	1	_	_	-1	y = A'B + CD + B'D'		
8	_	_	1	1	_	•		
9	_	0	-	0	_			
10	_	_	_	_	1	z = w + AC'D' + A'B'C'D		
11	1	_	0	0	_			
12	0	0	0	1	_			






1) Stotagerial 72


Sequential Programmable Devices(SPLD)

simple programmable logic device (ex. PROM, PLA, PAL, combinational PLD)



Complex Programmable Logic Device(CPLD)


대규모로 계산하기 위해 gate 개수 늘린 것



→ BEONCHSF PLD GETSHH OFF

① Field Programmable Gate Array(FPGA) → をなめには 至之2代と ハーラ

회로의 상태를 저장할 수 있는 ff → 용도에 맞게 회로 재설계 가능



CPLD vs. FPGA

	CPLD	FPGA		
Data storage	EEPROM (Non-volatile)	SRAM (Volatile)		
Term for data writing	'Program'	'Configure'		
Structure	Logic gates	Look-up Table(Logic gate) + D-flipflop		
Scale	~100,000 gates	~ 10,000,000 gates		
Main Application	Simple combinational logic design	Memory, Complex IP, CPU design		