

# Ch.4-2 The Processor - pipeline

## **▼** Performance issues


- 1. longest delay가 clock period가 됨
  - 가장 긴 놈 : lw instruction
    - instruction mem → register file → ALU → data mem → register file
  - ⇒ design principle 다 망침
  - ⇒ pipelining 사용해보자!

## **▼** Pipelining Lessons

- 1. pipelining : single task에 대한 latency는 영향 없음
  - → but, 특정 시간 내의 저리 → throughput 증가
- 2. pipeline 속도 : 가장 느린 pipeline stage에 의해 제한됨 longe가 delay
- 3. 여러 task가 다른 resource를 가지고 각자 independent하게 일함 → Parallel
- 4. potential speedup ⇒ pipe stage의 개수 (나중에 Stall, hazard의 원제2 인터 정비에너지 X)
- 5. pipe stage의 unbalnced한 길이는 speed up 속도 줄임
- 6. pipeline을 가득 채우는 시간과 비우는 시간은 speedUp을 줄임
- 7. dependency → stall


# ▼ MIPS pipeline

## **▼** Pipelined Execution




• five stage for instruction → stage마다 하나의 step

- 1. IF: instruction fetch → memory or (H) instruction that
- 2. ID: instruction decode + register read → ② register read & decode 5 5401
- 3. EX: execute operation + calculate address
- 4. MEM: access memory operand (エゼイン)
- 5. WB: write result back to register (tegisteral result was)



- 여러 개의 instruction → 동시에 다양한 stage
- 각 instruction이 5번의 cycle 내에 실행된다고 해보자



#### **▼ Pipeline Performance**

- assumption
  - 1. register r/w  $\rightarrow$  100ps

bea


- 2. other  $\rightarrow$  200ps
- > pripeline us Single - Cycle @ single Instr fetch Register ALU op Memory Instr Register Total time read access write 200ps 100 ps 200ps 200ps 100 ps lw sw 200ps 100 ps 200ps 200ps 700ps R-format 200ps 100 ps 200ps 100 ps 600ps

100 ps

200ps

500ps

200ps



• pipeline speedup -> throughput strated the!

$$T \; btw \; inst_{pipelined} = rac{T \; btw \; inst_{pipelined}}{Number \; of \; stages}$$

+) example

TO TOSHLUCTION: (007H)

STORIGH-CYCLE OF CYCLE TIME: ATINE

TIME X CYCLE TIME

CYCLE TIME

TO TOSHLUCTION

TO TOSHLUC

## **▼** Pipeline datapath

- pipelining and ISA design
  - 1. 모든 instruction은 32bit ⇒ 같은 길이를 가진다


→ Speed Up = 4,900ms = 4,93

- · fetch, decodest & fift.
- 2. instruction의 format이 굉장히 거다 → 고경된 행성
  - decode + read reg → 한 stage 내에 가능
- 3. Lw/Sw addressing → memory access stage가 모두 정해져 있다
- 4. memory access는 오직 한 cycle 내에서만 진행된다


  → operand > memory 에 ordered



# · MIPS Pipelined Patapath



- pipeline registers-
  - stage 사이에 register 필요 → 이전 cycle에서 만들어진 일시적인 결과 모두 저장하고 있어야 함



# ▼ Pipeline Operation


Instruction: cycle-by-cycle flow

- 우리는 Load/Store 명령어에 대해 우선 "Single-clock-cycle" diagram을 통해 앞으로 살펴볼 것이다.
- 참고:


Single-Clock-Cycle Diagram: 특정 cycle에서 사용되는 부분을 표시하고, 단계별로 어떤 instruction을 실행하고 있는지 표시한 Diagram

**Multi-Clock-Cycle Diagram**: 시간 진행에 따라 operation의 동작을 나타낸 Graph (Graph of operation over time)


# 1) strate clack cycle Dragton




ID





■ EX





■ WB







L) SHE registeron 21872 writes A RE3!

## o Store


■ IF, ID는 Load와 동일



MEM




WB




⇒ No operation (245 21435)


## 2 Multi-Cycle Pipeline diagram


- · Multi us strale
  - Multi-cycle pipeline diagram






- Single-cycle pipeline diagram
  - clock cycle 5번째일 때







# ▼ Pipelined Control > MStruction e2 & Gontrol stanal Narabitution!

