

# x86 Instruction Set Reference

## MOVS/MOVSb/MOVSsw/MOVSd

### Move Data from String to String

Opcode	Mnemonic	Description
A4	MOVS m8, m8	Move byte at address DS:(E)SI to address ES:(E)DI.
A5	MOVS m16, m16	Move word at address DS:(E)SI to address ES:(E)DI.
A5	MOVS m32, m32	Move doubleword at address DS:(E)SI to address ES:(E)DI.
A4	MOVSb	Move byte at address DS:(E)SI to address ES:(E)DI.
A5	MOVSsw	Move word at address DS:(E)SI to address ES:(E)DI.
A5	MOVSd	Move doubleword at address DS:(E)SI to address

Description
<p>Moves the byte, word, or doubleword specified with the second operand (source operand) to the location specified with the first operand. Both the source and destination operands are located in memory. The address of the source operand is read from the DS registers (depending on the address-size attribute of the instruction, 32 or 16, respectively).</p> <p>The address of the destination operand is read from the ES:EDI or the ES:DI registers (again depending on the address-size attribute). The DS segment may be overridden with a segment override prefix, but the ES segment cannot be overridden.</p> <p>At the assembly-code level, two forms of this instruction are allowed: the "explicit-operands" form and the "no-operands" form. The explicit form (specified with the MOVS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source and destination should be symbols that indicate the size and location of the source value and the destination, respectively. This explicit-operands form is for documentation; however, note that the documentation provided by this form can be misleading.</p> <p>That is, the source and destination operand symbols must specify the correct type (size) of the operands (bytes, words, or doublewords) to specify the correct location.</p> <p>The locations of the source and destination operands are always specified by the DS:(E)SI and ES:(E)DI registers, which must be loaded before the move string instruction is executed.</p> <p>The no-operands form provides "short forms" of the byte, word, and doubleword versions of the MOVS instructions. Here also DS:(E)SI and ES:(E)DI are assumed to be the source and destination operands, respectively. The size of the source and destination operands is selected with the mnemonic: MOVS (byte move), MOVSsw (word move), or MOVSd (doubleword move).</p> <p>After the move operation, the (E)SI and (E)DI registers are incremented or decremented automatically according to the setting of the DF flag in the CR2 register. (If the DF flag is 0, the (E)SI and (E)DI register are incremented; if the DF flag is 1, the (E)SI and (E)DI registers are decremented.) The increment or decrement is by 1 for byte operations, by 2 for word operations, or by 4 for doubleword operations.</p> <p>The MOVS, MOVSb, MOVSsw, and MOVSd instructions can be preceded by the REP prefix (see "REP/REPE/REPZ/REPNE /REP Operation Prefix" in Chapter 4) for block moves of ECX bytes, words, or doublewords.</p> <p>ES:(E)DI.</p>

Operation
<pre> Destination = Source; if(IsByteMove()) {     if(DF == 0) {         (E)SI = (E)SI + 1;         (E)DI = (E)DI + 1;     }     else {         (E)SI = (E)SI - 1;         (E)DI = (E)DI - 1;     } } else if(IsWordMove()) {     if(DF == 0) {         (E)SI = (E)SI + 2;         (E)DI = (E)DI + 2;     }     else {         (E)SI = (E)SI - 2;         (E)DI = (E)DI - 2;     } } else { //doubleword move     if(DF == 0) {         (E)SI = (E)SI + 4;         (E)DI = (E)DI + 4;     }     else {         (E)SI = (E)SI - 4;         (E)DI = (E)DI - 4;     } } </pre>

Flags affected
None.

Protected Mode Exceptions	
#GP (0)	If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, limit. If the DS, ES, FS, or GS register contains a null segment selector.
#GP (0)	If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, limit. If the DS, ES, FS, or GS register contains a null segment selector.
#SS (0)	If a memory operand effective address is outside the SS segment limit.
#PF (fault-code)	If a page fault occurs.

Real-Address Mode Exceptions	
#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

Virtual-8086 Mode Exceptions	
#GP (0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#GP (0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS (0)	If a memory operand effective address is outside the SS segment limit.
#PF (fault-code)	If a page fault occurs.

Instruction	Latency	Throughput	Execution Unit
CPUID	0F3n/0F2n	0F3n/0F2n	0F2n
MOVSb/MOVSsw	1/0.5	0.5/0.5	ALU