


표 4.2a 활성-1 디코더 진리표

a	b	0	1	2	3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

그림 4.8a 활성-1 디코더




active high

표 4.2b 활성-0 디코더 진리표

a	b	0	1	2	3
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

그림 4.8b 활성-0 디코더






active low

그림 4.9 enable 신호를 가지는 디코더


EN'	a	b	0	1	2	3
1	X	X	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1

활성 0 enable







a	b	c	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



↳ active low 2-to-4 decoder 사용해서 4-to-16 decoder
 * 디코더 이용 논리함수 구현



↑
 함성 1 출력 = minterm

함성 0

$$f = \sum m(0, 2, 3, 7)$$

$$g = \sum m(1, 4, 6, 7)$$

* Flip-flops


review $y = \sum G(Q, x) \rightarrow$ Mander
 $\sum g(Q) \rightarrow$ Moore

Sequential Circuit (synchronous using F/F
 asynchronous; no clock)

A flip-flop is a binary cell capable of storing 1-bit information.


A flip-flop maintains a binary state until directed by clock pulse.

① basic latch



S	R	Q*
0	0	Q
0	1	0
1	0	1
1	1	X

② SR flip-flop



Graphic symbol


S	R	Q*	Comments
0	0	Q	no change
0	1	0	clear
1	0	1	set
1	1	?	not allowed

characteristic table

Q	Q*	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

excitation table


③ D flip-flop



D	Q*	Comments
0	0	clear
1	1	set

Q	Q*	D
0	0	0
0	1	1
1	0	0
1	1	1


④ JK flip-flop



J	K	Q*	comment
0	0	Q	no change
0	1	0	clear
1	0	1	set
1	1	Q'	complement

Q	Q*	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

⑤ T flip-flop



T	Q*	Comments
0	Q	no change
1	Q'	complement



Q	Q*	T
0	0	0
0	1	1
1	0	1
1	1	0

Parity Checker


0 0 1 0 0 0 1

7-bit parity bit


of 1s even " odd "



* Combinational Circuits Design




* Sequential Circuit Design



② 11/13 14/12

* Finite state Machine EX


"Sequence" Detector



Any input sequence ending in 101 will produce an output $z=1$

$x = 0011011001010100$
 $z = 000001010100$

① State graph: we are looking for 101



3 States < 4
 2 FFs are needed

② State Table

Current state	$x=0$ next state	$x=1$ state	$x=0$ Out	$x=1$ put
S_0	S_0	S_1	0	0
S_1	S_2	S_1	0	0
S_2	S_0	S_1	0	1

③ State assignment

$S_0 \rightarrow 00$

$S_1 \rightarrow 01$

$S_2 \rightarrow 10$


A B
(T) (SR)

④ FFS Input detection

A	B	x	A*	B*	z	T _A	R _A	S _B
0	0	0	0	0	0	0	X	0
0	0	1	0	1	0	0	0	1
0	1	0	1	0	0	1	1	0
0	1	1	0	1	0	0	0	X
1	0	0	0	0	0	1	X	0
1	0	1	0	1	1	1	0	1

AB \ x	0	1
00	0	0
01	0	1
11	X	X
10	1	0

$z = Ax$



AB \ x	0	1
00	0	0
01	1	0
11	X	X
10	1	1

$$T_A = A + x'B$$

AB \ x	0	1
00	X	0
01	1	0
11	X	X
10	X	0

$$R_B = x'$$

AB \ x	0	1
00	0	1
01	0	X
11	X	X
10	0	1

$$S_B = z$$


Design Example

Design a clocked sequential circuit that goes through a sequential circuit that goes through a sequence of repeated binary states

00, 01, 10, 11 when $x=1$ the state of circuit

unchanged when $x=0$


0 → 1 → 2 → 3 → 0 → 1
x=1 z=0



J	K	Q*
0	0	Q
0	1	0
1	0	1
1	1	Q'

2 JK Flip-flop


A	B	x	A*	B*	J _A	K _A	J _B	K _B
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	0	1	0	X	X	0
0	1	1	1	0	1	X	X	1
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1



↑ 1120


↓ 11/22

?




→ (0, 2)
(0, 1)
(1, 0)
(1, 0)
(1, 1)
(0, 0)

Synchronous Counter



(0000) → (0001) → (0010) → (0011) → (0100)





X Design a two-bit Counter

When $x=0$ States do not change

When $x=1$ the sequence is

11, 10, 01, 00, 11 ... and so on



A	B	x	A*	B*	J _A	K _A	J _B	K _B
0	0	0	0	0	0	X	0	X
0	0	1	1	1	1	X	1	X
0	1	0	0	1	0	X	X	0
0	1	1	0	0	0	X	X	1
1	0	0	1	0	X	0	0	X
1	0	1	0	1	X	1	1	X
1	1	0	1	1	X	0	X	0
1	1	1	1	0	X	0	X	1

$$J_A = Bx \quad K_A = B'x$$

$$J_B = x \quad K_B = x$$

