



<http://www.elm-tech.com>

GD25Q128C

DATASHEET

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

| - Content - | | Page |
|---|-------|-------------|
| 1. FEATURES | ----- | 4 |
| 2. GENERAL DESCRIPTION | ----- | 5 |
| 3. MEMORY ORGANIZATION | ----- | 6 |
| 4. DEVICE OPERATION | ----- | 7 |
| 5. DATA PROTECTION | ----- | 9 |
| 6. STATUS REGISTER | ----- | 11 |
| 7. COMMANDS DESCRIPTION | ----- | 13 |
| 7.1. Write Enable (WREN) (06H) | ----- | 18 |
| 7.2. Write Disable (WRDI) (04H) | ----- | 18 |
| 7.3. Write Enable for Volatile Status Register (50H) | ----- | 19 |
| 7.4. Read Status Register (RDSR) (05H or 35H or 15H) | ----- | 20 |
| 7.5. Write Status Register (WRSR) (01H or 31H or 11H) | ----- | 21 |
| 7.6. Read Data Bytes (READ) (03H) | ----- | 22 |
| 7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH) | ----- | 22 |
| 7.8. Dual Output Fast Read (3BH) | ----- | 23 |
| 7.9. Quad Output Fast Read (6BH) | ----- | 24 |
| 7.10. Dual I/O Fast Read (BBH) | ----- | 24 |
| 7.11. Quad I/O Fast Read (EBH) | ----- | 26 |
| 7.12. Quad I/O Word Fast Read (E7H) | ----- | 28 |
| 7.13. Set Burst with Wrap (77H) | ----- | 29 |
| 7.14. Page Program (PP) (02H) | ----- | 30 |
| 7.15. Quad Page Program (32H) | ----- | 31 |
| 7.16. Sector Erase (SE) (20H) | ----- | 33 |
| 7.17. 32KB Block Erase (BE) (52H) | ----- | 34 |
| 7.18. 64KB Block Erase (BE) (D8H) | ----- | 35 |
| 7.19. Chip Erase (CE) (60/C7H) | ----- | 36 |
| 7.20. Deep Power-Down (DP) (B9H) | ----- | 37 |
| 7.21. Release from Deep Power-Down and Read Device ID (RDI) (ABH) | ----- | 38 |
| 7.22. Read Manufacture ID/Device ID (REMS) (90H) | ----- | 40 |
| 7.23. Read Manufacture ID/Device ID Dual I/O (92H) | ----- | 41 |
| 7.24. Read Manufacture ID/Device ID Quad I/O (94H) | ----- | 42 |
| 7.25. Read Identification (RDID) (9FH) | ----- | 43 |
| 7.26. Program/Erase Suspend (PES) (75H) | ----- | 44 |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

| | |
|--|-----------|
| 7.27. Program/Erase Resume (PER) (7AH) | 45 |
| 7.28. Erase Security Registers (44H) | 46 |
| 7.29. Program Security Registers (42H) | 47 |
| 7.30. Read Security Registers (48H) | 48 |
| 7.31. Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH) | 49 |
| 7.32. Global Block/Sector Lock (7EH) or Unlock (98H) | 51 |
| 7.33. Set Read Parameters (C0H) | 53 |
| 7.34. Burst Read With Wrap (0CH) | 54 |
| 7.35. Enable QPI (38H) | 54 |
| 7.36. Disable QPI (FFH) | 55 |
| 7.37. Enable Reset (66H) and Reset (99H) | 56 |
| 7.38. Read Serial Flash Discoverable Parameter (5AH) | 57 |
| 8. ELECTRICAL CHARACTERISTICS | 62 |
| 8.1. Power-ON timing | 62 |
| 8.2. Initial Delivery State | 62 |
| 8.3. Data Retention and Endurance | 62 |
| 8.4. Absolute Maximum Ratings | 63 |
| 8.5. Capacitance Measurement Conditions | 63 |
| 8.6. DC Characteristics | 64 |
| 8.7. AC Characteristics | 64 |
| 9. ORDERING INFORMATION | 67 |
| 10. PACKAGE INFORMATION | 68 |
| 10.1. Package SOP8 208MIL | 68 |
| 10.2. Package WSON8 (6×5MM) | 69 |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

1. FEATURES

◆ 128M-bit Serial Flash

- 16384K-byte
- 256 bytes per programmable page

◆ Standard, Dual, Quad SPI

- Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#/RESET#
- Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#/RESET#
- Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- QPI: SCLK, CS#, IO0, IO1, IO2, IO3

◆ High Speed Clock Frequency

- 104MHz for Standard and Dual SPI fast read with 30PF load
- 80MHz for Quad SPI and QPI fast read with 30PF load
- Dual I/O Data transfer up to 208Mbits/s
- Quad I/O Data transfer up to 320Mbits/s
- QPI Mode Data transfer up to 320Mbits/s
- Continuous Read With 8/16/32/64-byte Wrap

◆ Software/Hardware Write Protection

- Write protect all/portion of memory via software
- Enable/Disable protection with WP# pin
- Top or Bottom, Sector or Block selection

◆ Cycling endurance

- Minimum 100,000 Program/Erase Cycles

◆ Data retention

- 20-year data retention typical.

◆ Program/Erase Speed

- Page Program time: 0.6ms typical
- Sector Erase time: 50ms typical
- Block Erase time: 0.2/0.3s typical
- Chip Erase time: 60s typical

◆ Flexible Architecture

- Sector of 4K-byte
- Block of 32/64K-byte

◆ Low Power Consumption

- 20mA maximum active current
- 5µA maximum power down current

◆ Advanced Security Features⁽¹⁾

- 3×512-Byte Security Registers With OTP Locks
- Discoverable parameters(SFDP) register

◆ Single Power Supply Voltage

- Full voltage range: 2.7~3.6V

◆ Package Information

- SOP8 (208mil)
- WSON8 (6×5mm)

Note: (1) Please contact ELM for details.


GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

2. GENERAL DESCRIPTION

The GD25Q128C(128M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#) and I/O3 (HOLD#/RESET#). The Dual I/O data is transferred with speed of 208Mbits/s and the Quad I/O & Quad Output data is transferred with speed of 320Mbits/s.


Connection Diagram



Pin Description

| Pin Name | I / O | Description |
|-------------------|-------|---|
| CS# | I | Chip Select Input |
| SO (IO1) | I/O | Data Output (Data Input Output 1) |
| WP# (IO2) | I/O | Write Protect Input (Data Input Output 2) |
| VSS | | Ground |
| SI (IO0) | I/O | Data Input (Data Input Output 0) |
| SCLK | I | Serial Clock Input |
| HOLD#/RESET (IO3) | I/O | Hold or Reset Input (Data Input Output 3) |
| VCC | | Power Supply |

Block Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

3. MEMORY ORGANIZATION

GD25Q128C

| Each device has | Each block has | Each sector has | Each page has | |
|-----------------|----------------|-----------------|---------------|---------|
| 16M | 64/32K | 4K | 256 | bytes |
| 64K | 256/128 | 16 | - | pages |
| 4096 | 16/8 | - | - | sectors |
| 256/512 | - | - | - | blocks |

Uniform Block Sector Architecture

GD25Q128C 64K Bytes Block Sector Architecture

| Block | Sector | Address range | |
|-------|--------|---------------|---------|
| 255 | 4095 | FFF000H | FFFFFH |
| | ---- | ---- | ---- |
| | 4080 | FF0000H | FF0FFFH |
| 254 | 4079 | FEF000H | FEFFFFH |
| | ---- | ---- | ---- |
| | 4064 | FE0000H | FE0FFFH |
| ---- | ---- | ---- | ---- |
| | ---- | ---- | ---- |
| | ---- | ---- | ---- |
| ---- | ---- | ---- | ---- |
| | ---- | ---- | ---- |
| | ---- | ---- | ---- |
| 2 | 47 | 02F000H | 02FFFFH |
| | ---- | ---- | ---- |
| | 32 | 020000H | 020FFFH |
| 1 | 31 | 01F000H | 01FFFFH |
| | ---- | ---- | ---- |
| | 16 | 010000H | 010FFFH |
| 0 | 15 | 00F000H | 00FFFFH |
| | ---- | ---- | ---- |
| | 0 | 000000H | 000FFFH |

4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25Q128C feature a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25Q128C supports Dual SPI operation when using the “Dual Output Fast Read” and “Dual I/O Fast Read” (3BH and BBH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25Q128C supports Quad SPI operation when using the “Quad Output Fast Read”, “Quad I/O Fast Read”, “Quad I/O Word Fast Read”(6BH, EBH, E7H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD#/RESET# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

QPI

The GD25Q128C supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the “Enable the QPI (38H)” command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. “Enable the QPI (38H)” and “Disable the QPI (FFH)” commands are used to switch between these two modes. Upon power-up and after software reset using “Reset (99H)” command, the default state of the device is Standard/Dual/Quad SPI mode. The QPI mode requires the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD/RST bit is used to determine whether HOLD# or RESET# function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=0, the pin7 acts as HOLD#, the HOLD# function is only available when QE=0, If QE=1, The HOLD# functions is disabled, the pin acts as dedicated data I/O pin.

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.


The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Figure 1. Hold Condition




RESET

The RESET# pin allows the device to be reset by the control. For the WSON8 package, the pin7 can be configured as a RESET# pin depending on the status register setting, which need QE=0 and HOLD/RST=1. On the SOP16 package, a dedicated RESET# pin is provided and it is independent of QE bit setting.

The RESET# pin goes low for a period of tRLRH or longer will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode
- All the volatile bits will return to the default status as power on.

Figure 2. RESET Condition



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

5. DATA PROTECTION

The GD25Q128C provides the following data protection methods:

- ◆ Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - Power-Up
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- ◆ Software Protection Mode:
 - The Block Protect (BP4, BP3, BP2, BP1 and BP0) bits define the section of the memory array that can be read but not change.
 - Individual Block Protection bit provides the protection selection of each individual block and sectors in the top and bottom block.
- ◆ Hardware Protection Mode: WP# going low to protected the BP0~BP4 bits and SRP0~1 bits.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

Table5.1. GD25Q128C Protected area size (WPS=0, CMP=0)

| Status Register Content | | | | | Memory Content | | | |
|-------------------------|-----|-----|-----|-----|----------------|-----------------|---------|--------------|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| × | × | 0 | 0 | 0 | NONE | NONE | NONE | NONE |
| 0 | 0 | 0 | 0 | 1 | 252 to 255 | FC0000H-FFFFFFH | 256KB | Upper 1/64 |
| 0 | 0 | 0 | 1 | 0 | 248 to 255 | F80000H-FFFFFFH | 512KB | Upper 1/32 |
| 0 | 0 | 0 | 1 | 1 | 240 to 255 | F00000H-FFFFFFH | 1MB | Upper 1/16 |
| 0 | 0 | 1 | 0 | 0 | 224 to 255 | E00000H-FFFFFFH | 2MB | Upper 1/8 |
| 0 | 0 | 1 | 0 | 1 | 192 to 255 | C00000H-FFFFFFH | 4MB | Upper 1/4 |
| 0 | 0 | 1 | 1 | 0 | 128 to 255 | 800000H-FFFFFFH | 8MB | Upper 1/2 |
| 0 | 1 | 0 | 0 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | Lower 1/64 |
| 0 | 1 | 0 | 1 | 0 | 0 to 7 | 000000H-07FFFFH | 512KB | Lower 1/32 |
| 0 | 1 | 0 | 1 | 1 | 0 to 15 | 000000H-0FFFFFH | 1MB | Lower 1/16 |
| 0 | 1 | 1 | 0 | 0 | 0 to 31 | 000000H-1FFFFFH | 2MB | Lower 1/8 |
| 0 | 1 | 1 | 0 | 1 | 0 to 63 | 000000H-3FFFFFH | 4MB | Lower 1/4 |
| 0 | 1 | 1 | 1 | 0 | 0 to 127 | 000000H-7FFFFFH | 8MB | Lower 1/2 |
| × | × | 1 | 1 | 1 | 0 to 255 | 000000H-FFFFFFH | 16MB | ALL |
| 1 | 0 | 0 | 0 | 1 | 255 | FFF000H-FFFFFFH | 4KB | Top Block |
| 1 | 0 | 0 | 1 | 0 | 255 | FFE000H-FFFFFFH | 8KB | Top Block |
| 1 | 0 | 0 | 1 | 1 | 255 | FFC000H-FFFFFFH | 16KB | Top Block |
| 1 | 0 | 1 | 0 | × | 255 | FF8000H-FFFFFFH | 32KB | Top Block |
| 1 | 0 | 1 | 1 | 0 | 255 | FF8000H-FFFFFFH | 32KB | Top Block |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Bottom Block |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Bottom Block |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Bottom Block |
| 1 | 1 | 1 | 0 | × | 0 | 000000H-007FFFH | 32KB | Bottom Block |
| 1 | 1 | 1 | 1 | 0 | 0 | 000000H-007FFFH | 32KB | Bottom Block |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Table5.2. GD25Q128C Protected area size (WPS=0, CMP=1)

| Status Register Content | | | | | Memory Content | | | |
|-------------------------|-----|-----|-----|-----|----------------|------------------|---------|-------------|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| × | × | 0 | 0 | 0 | 0 to 255 | 000000H-FFFFFFH | ALL | ALL |
| 0 | 0 | 0 | 0 | 1 | 0 to 251 | 000000H-FBFFFFH | 16128KB | Lower 63/64 |
| 0 | 0 | 0 | 1 | 0 | 0 to 247 | 000000H-F7FFFFH | 15872KB | Lower 31/32 |
| 0 | 0 | 0 | 1 | 1 | 0 to 239 | 000000H-EFFFFFFH | 15MB | Lower 15/16 |
| 0 | 0 | 1 | 0 | 0 | 0 to 223 | 000000H-DFFFFFFH | 14MB | Lower 7/8 |
| 0 | 0 | 1 | 0 | 1 | 0 to 191 | 000000H-BFFFFFFH | 12MB | Lower 3/4 |
| 0 | 0 | 1 | 1 | 0 | 0 to 127 | 000000H-7FFFFFFH | 8MB | Lower 1/2 |
| 0 | 1 | 0 | 0 | 1 | 4 to 255 | 040000H-FFFFFFH | 16128KB | Upper 63/64 |
| 0 | 1 | 0 | 1 | 0 | 8 to 255 | 080000H-FFFFFFH | 15872KB | Upper 31/32 |
| 0 | 1 | 0 | 1 | 1 | 16 to 255 | 100000H-FFFFFFH | 15MB | Upper 15/16 |
| 0 | 1 | 1 | 0 | 0 | 32 to 255 | 200000H-FFFFFFH | 14MB | Upper 7/8 |
| 0 | 1 | 1 | 0 | 1 | 64 to 255 | 400000H-FFFFFFH | 12MB | Upper 3/4 |
| 0 | 1 | 1 | 1 | 0 | 128 to 255 | 800000H-FFFFFFH | 8MB | Upper 1/2 |
| × | × | 1 | 1 | 1 | NONE | NONE | NONE | NONE |
| 1 | 0 | 0 | 0 | 1 | 0 to 255 | 000000H-FFEFFFH | 16380KB | L-4095/4096 |
| 1 | 0 | 0 | 1 | 0 | 0 to 255 | 000000H-FFDFFFH | 16376KB | L-2047/2048 |
| 1 | 0 | 0 | 1 | 1 | 0 to 255 | 000000H-FFBFFFH | 16368KB | L-1023/1024 |
| 1 | 0 | 1 | 0 | × | 0 to 255 | 000000H-FF7FFFH | 16352KB | L-511/512 |
| 1 | 0 | 1 | 1 | 0 | 0 to 255 | 000000H-FF7FFFH | 16352KB | L-511/512 |
| 1 | 1 | 0 | 0 | 1 | 0 to 255 | 001000H-FFFFFFH | 16380KB | U-4095/4096 |
| 1 | 1 | 0 | 1 | 0 | 0 to 255 | 002000H-FFFFFFH | 16376KB | U-2047/2048 |
| 1 | 1 | 0 | 1 | 1 | 0 to 255 | 004000H-FFFFFFH | 16368KB | U-1023/1024 |
| 1 | 1 | 1 | 0 | × | 0 to 255 | 008000H-FFFFFFH | 16352KB | U-511/512 |
| 1 | 1 | 1 | 1 | 0 | 0 to 255 | 008000H-FFFFFFH | 16352KB | U-511/512 |

Table5.3. GD25Q128C Individual Block Protection (WPS=1)

| Block | Sector | Address range | | Individual Block Lock Operation |
|-------|--------|---------------|------------|-----------------------------------|
| 255 | 4095 | FFF000H | FFFFFH | 32 Sectors(Top/Bottom)/254 Blocks |
| | ---- | ---- | ---- | |
| | 4080 | FF0000H | FF0FFFH | |
| | 254 | FE0000H | FEFFFFH | Block Lock: 36H+Address |
| | ---- | ---- | ---- | Block Unlock: 39H+Address |
| | ---- | ---- | ---- | Read Block Lock: 3DH+Address |
| | ---- | ---- | ---- | Global Block Lock: 7EH |
| | 2 | 020000H | 02FFFFFFH | Global Block Unlock: 98H |
| | 1 | 010000H | 01FFFFFFH | |
| | 0 | 00F000H | 00FFFFFFH | |
| | 15 | 000000H | 000FFFFFFH | |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

6. STATUS REGISTER

| S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|----------|------|------|----------|----------|------|----------|----------|
| HOLD/RST | DRV1 | DRV0 | Reserved | Reserved | WPS | Reserved | Reserved |
| S15 | S14 | S13 | S12 | S11 | S10 | S9 | S8 |
| SUS1 | CMP | LB3 | LB2 | LB1 | SUS2 | QE | SRP1 |
| S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |
| SRP0 | BP4 | BP3 | BP2 | BP1 | BP0 | WEL | WIP |

The status and control bits of the Status Register are as follows:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1 and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits are set to 1, the relevant memory area (as defined in Table1). becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1 and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, only if the Block Protect (BP2, BP1 and BP0) bits are 0 and CMP=0.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

| SRP1 | SRP0 | #WP | Status Register | Description |
|------|------|-----|---------------------------|---|
| 0 | 0 | × | Software Protected | The Status Register can be written to after a Write Enable command, WEL=1.(Default) |
| 0 | 1 | 0 | Hardware Protected | WP#=0, the Status Register locked and can not be written to. |
| 0 | 1 | 1 | Hardware Unprotected | WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1. |
| 1 | 0 | × | Power Supply Lock-Down(1) | Status Register is protected and can not be written to again until the next Power-Down, Power-Up cycle. |
| 1 | 1 | × | One Time Program(2) | Status Register is permanently protected and can not be written to. |

NOTE: (1). When SRP1, SRP0=(1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

(2). This feature is available on special order. Please contact ELM for details.



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD#/RESET# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD#/RESET# pins are tied directly to the power supply or ground).

LB3, LB2, LB1 bits.

The LB3, LB2, LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once its set to 1, the Security Registers will become read-only permanently.

CMP bit.

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bits.

The SUS1 and SUS2 bits are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1) . The SUS1 and SUS2 bits are cleared to 0 by Program/Erase Resume (7AH) command as well as a power-down, power-up cycle.

WPS bit.

The WPS Bit is used to select which Write Protect scheme should be used. When WPS=0, the device will use the combination of CMP, BP (4:0) bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon device power on or after reset.

DRV1/DRV0.

The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations.

| DRV1, DRV0 | Driver Strength |
|------------|-----------------|
| 00 | 100% |
| 01 | 75% |
| 10 | 50% (default) |
| 11 | 25% |

HOLD/RST

The HOLD/RST bit is used to determine whether HOLD# or RESET# function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=0, the pin acts as HOLD#, When the HOLD/RST=1, the pin acts as RESET#. However, the HOLD# or RESET# function are only available when QE=0, If QE=1, The HOLD# and RESET# functions are disabled, the pin acts as dedicated data I/O pin.

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table 7.1., every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table 7.1. Commands (Standard/Dual/Quad SPI)

| Command Name | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 | n-Bytes |
|--|--------|--------------------------------|-------------------------------|------------------------|------------------------|------------------------|--------------|
| Write Enable | 06H | | | | | | |
| Write Disable | 04H | | | | | | |
| Volatile SR Write Enable | 50H | | | | | | |
| Read Status Register-1 | 05H | (S7-S0) | | | | | (continuous) |
| Read Status Register-2 | 35H | (S15-S8) | | | | | (continuous) |
| Read Status Register-3 | 15H | (S23-S16) | | | | | |
| Write Status Register-1 | 01H | (S7-S0) | | | | | |
| Write Status Register-2 | 31H | (S15-S8) | | | | | |
| Write Status Register-3 | 11H | (S23-S16) | | | | | |
| Read Data | 03H | A23-A16 | A15-A8 | A7-A0 | (D7-D0) | (Next byte) | (continuous) |
| Fast Read | 0BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (continuous) |
| Dual Output Fast Read | 3BH | A23-A16 | A15-A8 | A7-A0 | dummy | D7-D0 ⁽¹⁾ | (continuous) |
| Dual I/O Fast Read | BBH | A23-A8 ⁽²⁾ | A7-A0 M7-M0 ⁽²⁾ | (D7-D0) ⁽¹⁾ | | | (continuous) |
| Quad Output Fast Read | 6BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) ⁽³⁾ | (continuous) |
| Quad I/O Fast Read | EBH | A23-A0 M7-M0 ⁽⁴⁾ | dummy ⁽⁵⁾ | (D7-D0) ⁽³⁾ | | | (continuous) |
| Quad I/O Word Fast Read ⁽⁷⁾ | E7H | A23-A0 M7-M0 ⁽⁴⁾ | dummy ⁽⁶⁾ | (D7-D0) ⁽³⁾ | | | (continuous) |
| Page Program | 02H | A23-A16 | A15-A8 | A7-A0 | (D7-D0) | Next byte | |
| Quad Page Program | 32H | A23-A16 | A15-A8 | A7-A0 | (D7-D0) ⁽³⁾ | | |
| Sector Erase | 20H | A23-A16 | A15-A8 | A7-A0 | | | |
| Block Erase (32K) | 52H | A23-A16 | A15-A8 | A7-A0 | | | |
| Block Erase (64K) | D8H | A23-A16 | A15-A8 | A7-A0 | | | |
| Chip Erase | C7/60H | | | | | | |
| Enable QPI | 38H | | | | | | |
| Enable Reset | 66H | | | | | | |
| Reset | 99H | | | | | | |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

| Command Name | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 | n-Bytes |
|---|--------|--------------------------------|--|----------------------------|-------------|-------------|--------------|
| Set Burst with Wrap | 77H | dummy ⁽¹⁰⁾ W7-W0 | | | | | |
| Program/Erase Suspend | 75H | | | | | | |
| Program/Erase Resume | 7AH | | | | | | |
| Release From Deep Power-Down, And Read Device ID | ABH | dummy | dummy | dummy | (DID7-DID0) | | (continuous) |
| Release From Deep Power-Down | ABH | | | | | | |
| Deep Power-Down | B9H | | | | | | |
| Manufacturer/Device ID | 90H | dummy | dummy | 00H | (MID7-MID0) | (DID7-DID0) | (continuous) |
| Manufacturer/Device ID by Dual I/O | 92H | A23-A8 | A7-A0, M7-M0 | (MID7-MID0) (DID7-DID0) | | | (continuous) |
| Manufacturer/Device ID by Quad I/O | 94H | A23-A0, M7-M0 | dummy ⁽¹¹⁾ (MID7- MID0) (DID7-DID0) | | | | (continuous) |
| Read Identification | 9FH | (MID7-MID0) | (JDID15-JDID8) | (JDID7-JDID0) | | | (continuous) |
| Read Serial Flash Discoverable Parameter | 5AH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (continuous) |
| Erase Security Registers ⁽⁸⁾ | 44H | A23-A16 | A15-A8 | A7-A0 | | | |
| Program Security Registers ⁽⁸⁾ | 42H | A23-A16 | A15-A8 | A7-A0 | (D7-D0) | (D7-D0) | |
| Read Security Registers ⁽⁸⁾ | 48H | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | |
| Individual Block Lock | 36H | A23-A16 | A15-A8 | A7-A0 | | | |
| Individual Block Unlock | 39H | A23-A16 | A15-A8 | A7-A0 | | | |
| Read Block Lock | 3DH | A23-A16 | A15-A8 | A7-A0 | | | |
| Global Block Lock | 7EH | | | | | | |
| Global Block Unlock | 98H | | | | | | |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Table 7.2. Commands (QPI)

| Command Name | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 |
|--|--------|-------------|----------------|---------------|-------------|-------------|
| Clock Number | (0, 1) | (2, 3) | (4, 5) | (6, 7) | (8, 9) | (10, 11) |
| Write Enable | 06H | | | | | |
| Volatile SR Write Enable | 50H | | | | | |
| Write Disable | 04H | | | | | |
| Read Status Register-1 | 05H | (S7-S0) | | | | |
| Read Status Register-2 | 35H | (S15-S8) | | | | |
| Read Status Register-3 | 15H | (S23-S16) | | | | |
| Write Status Register-1 | 01H | (S7-S0) | | | | |
| Write Status Register-2 | 31H | (S15-S8) | | | | |
| Write Status Register-3 | 11H | (S23-S16) | | | | |
| Page Program | 02H | A23-A16 | A15-A8 | A7-A0 | (D7-D0) | Next byte |
| Sector Erase | 20H | A23-A16 | A15-A8 | A7-A0 | | |
| Block Erase (32K) | 52H | A23-A16 | A15-A8 | A7-A0 | | |
| Block Erase (64K) | D8H | A23-A16 | A15-A8 | A7-A0 | | |
| Chip Erase | C7/60H | | | | | |
| Program/Erase Suspend | 75H | | | | | |
| Program/Erase Resume | 7AH | | | | | |
| Deep Power-Down | B9H | | | | | |
| Set Read Parameters | C0H | P7-P0 | | | | |
| Fast Read | 0BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) |
| Burst Read with Wrap | 0CH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) |
| Quad I/O Fast Read | EBH | A23-A16 | A15-A8 | A7-A0 | M7-M0 | (D7-D0) |
| Release From Deep Power-Down, And Read Device ID | ABH | dummy | dummy | dummy | (DID7-DID0) | |
| Manufacturer/Device ID | 90H | dummy | dummy | 00H | (MID7-MID0) | (DID7-DID0) |
| Read Identification | 9FH | (MID7-MID0) | (JDID15-JDID8) | (JDID7-JDID0) | | |
| Read Serial Flash Discoverable Parameter | 5AH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) |
| Disable QPI | FFH | | | | | |
| Enable Reset | 66H | | | | | |
| Reset | 99H | | | | | |
| Individual Block Lock | 36H | A23-A16 | A15-A8 | A7-A0 | | |
| Individual Block Unlock | 39H | A23-A16 | A15-A8 | A7-A0 | | |
| Read Block Lock | 3DH | A23-A16 | A15-A8 | A7-A0 | | |
| Global Block Lock | 7EH | | | | | |
| Global Block Unlock | 98H | | | | | |

NOTE:

(1) Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

(2) Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0
IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

(3) Quad Output Data

IO0 = (D4, D0,)
IO1 = (D5, D1,)
IO2 = (D6, D2,)
IO3 = (D7, D3,)

(4) Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0
IO1 = A21, A17, A13, A9, A5, A1, M5, M1
IO2 = A22, A18, A14, A10, A6, A2, M6, M2
IO3 = A23, A19, A15, A11, A7, A3, M7, M3

(5) Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...)
IO1 = (x, x, x, x, D5, D1,...)
IO2 = (x, x, x, x, D6, D2,...)
IO3 = (x, x, x, x, D7, D3,...)

(6) Fast Word Read Quad I/O Data

IO0 = (x, x, D4, D0,...)
IO1 = (x, x, D5, D1,...)
IO2 = (x, x, D6, D2,...)
IO3 = (x, x, D7, D3,...)

(7) Fast Word Read Quad I/O Data: the lowest address bit must be 0.

(8) Security Registers Address:

Security Register1: A23-A16=00H, A15-A9=0001000b, A8-A0=Byte Address;
Security Register2: A23-A16=00H, A15-A9=0010000b, A8-A0=Byte Address;
Security Register3: A23-A16=00H, A15-A9=0011000b, A8-A0=Byte Address.

(9). QPI Command, Address, Data input/output format:

| | | | | | | | | | | | |
|---------------|-----------|-----------|---------|---------|---------|---|---|---|---|----|----|
| CLK #0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| IO0 = C4, C0, | A20, A16, | A12, A8, | A4, A0, | D4, D0, | D4, D0, | | | | | | |
| IO1 = C5, C1, | A21, A17, | A13, A9, | A5, A1, | D5, D1, | D5, D1 | | | | | | |
| IO2 = C6, C2, | A22, A18, | A14, A10, | A6, A2, | D6, D2, | D6, D2 | | | | | | |
| IO3 = C7, C3, | A23, A19, | A15, A11, | A7, A3, | D7, D3, | D7, D3 | | | | | | |

(10) Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, W4, x)
IO1 = (x, x, x, x, x, W5, x)

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

IO2 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, W7, x)

(11) Address, Continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID

IO0 = (A20, A16, A12, A8, A4, A0, M4, M0, x, x, x, x, MID4, MID0, DID4, DID0, ...)

IO1 = (A21, A17, A13, A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1, ...)

IO2 = (A22, A18, A14, A10, A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2, ...)

IO3 = (A23, A19, A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3, ...)

Table 7.3. Table of ID Definitions for GD25Q128C

| Operation Code | MID7-MID0 | ID15-ID8 | ID7-ID0 |
|----------------|-----------|----------|---------|
| 9FH | C8 | 40 | 18 |
| 90H/92H/94H | C8 | | 17 |
| ABH | | | 17 |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.1. Write Enable (WREN)(06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Register command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 3. Write Enable Sequence Diagram






Figure 3a. Write Enable Sequence Diagram (QPI)



7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low → Sending the Write Disable command → CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Register and Reset commands.


Figure 4. Write Disable Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com


Figure 4a. Write Disable Sequence Diagram (QPI)



7.3. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.


Figure 5. Write Enable for Volatile Status Register Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Figure 5a. Write Enable for Volatile Status Register Sequence Diagram (QPI)



7.4. Read Status Register (RDSR) (05H or 35H or 15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code “05H”/“35H”/“15H”, the SO will output Status Register bits S7~S0 / S15~S8 / S16~S23.

Figure 6. Read Status Register Sequence Diagram





Figure 6a. Read Status Register Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.5. Write Status Register (WRSR) (01H or 31H or 11H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S20, S19, S17, S16, S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is t_w) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

Figure 7. Write Status Register Sequence Diagram





Figure 7a. Write Status Register Sequence Diagram (QPI)




GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_R , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.


Figure 8. Read Data Bytes Sequence Diagram



7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_C , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 9. Read Data Bytes at Higher Speed Sequence Diagram




GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Fast Read (0BH) in QPI mode

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the “Set Read Parameters (C0H)” command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8/8.

Figure 9a. Read Data Bytes at Higher Speed Sequence Diagram (QPI)




7.8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The command sequence is shown in Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 10. Dual Output Fast Read Sequence Diagram




GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 11. Quad Output Fast Read Sequence Diagram



7.10. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a “Continuous Read Mode” byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with “Continuous Read Mode”

The Dual I/O Fast Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-4) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure12a. If the “Continuous Read Mode” bits (M5-4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M5-4) before issuing normal command.

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

<http://www.elm-tech.com>

Figure 12. Dual I/O Fast Read Sequence Diagram ($M5-4 \neq (1, 0)$)





Figure 12a. Dual I/O Fast Read Sequence Diagram ($M5-4 = (1, 0)$)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.11. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a “Continuous Read Mode” byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with “Continuous Read Mode”

The Quad I/O Fast Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure13a. If the “Continuous Read Mode” bits (M5-4) do not equal to (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M5-4) before issuing normal command.

Figure 13. Quad I/O Fast Read Sequence Diagram ($M5-4 \neq (1, 0)$)





Figure 13a. Quad I/O Fast Read Sequence Diagram ($M5-4 = (1, 0)$)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Quad I/O Fast Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode


The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77H) commands prior to EBH. The “Set Burst with Wrap” (77H) command can either enable or disable the “Wrap Around” feature for the following EBH commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.

Quad I/O Fast Read (EBH) in QPI mode

The Quad I/O Fast Read command is also supported in QPI mode. See Figure13b. In QPI mode, the number of dummy clocks is configured by the “Set Read Parameters (C0H)” command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8/8. In QPI mode, the “Continuous Read Mode” bits M7-M0 are also considered as dummy clocks. “Continuous Read Mode” feature is also available in QPI mode for Quad I/O Fast Read command. “Wrap Around” feature is not available in QPI mode for Quad I/O Fast Read command. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated “Burst Read with Wrap” (0CH) command must be used.

Figure 13b. Quad I/O Fast Read Sequence Diagram (M5-4 = (1, 0) QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.12. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in followed Figure14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

Quad I/O Word Fast Read with “Continuous Read Mode”

The Quad I/O Word Fast Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M5-4) =(1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure14. If the “Continuous Read Mode” bits (M5-4) do not equal to (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M5-4) before issuing normal command.

Figure 14. Quad I/O Word Fast Read Sequence Diagram (M5-4 ≠ (1, 0))





Figure 14a. Quad I/O Word Fast Read Sequence Diagram (M5-4 = (1, 0))



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Quad I/O Word Fast Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77H) commands prior to E7H. The “Set Burst with Wrap” (77H) command can either enable or disable the “Wrap Around” feature for the following E7H commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.


7.13. Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with “Quad I/O Fast Read” and “Quad I/O Word Fast Read” command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode. The Set Burst with Wrap command sequence: CS# goes low → Send Set Burst with Wrap command → Send 24 dummy bits → Send 8 bits “Wrap bits” → CS# goes high.

| W6, W5 | W4=0 | | W4=1 (default) | |
|--------|-------------|-------------|----------------|-------------|
| | Wrap Around | Wrap Length | Wrap Around | Wrap Length |
| 0, 0 | Yes | 8-byte | No | N/A |
| 0, 1 | Yes | 16-byte | No | N/A |
| 1, 0 | Yes | 32-byte | No | N/A |
| 1, 1 | Yes | 64-byte | No | N/A |

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following “Quad I/O Fast Read” and “Quad I/O Word Fast Read” command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1. In QPI mode, the “Burst Read with Wrap (0CH)” command should be used to perform the Read Operation with “Wrap Around” feature. The Wrap Length set by W5-W6 in Standard SPI mode is still valid in QPI mode and can also be re-configured by “Set Read Parameters (C0H) command.

Figure 15. Set Burst with Wrap Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.14. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence.


The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. The command sequence is shown in Figure16.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) is not executed.


Figure 16. Page Program Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Figure 16a. Page Program Sequence Diagram (QPI)



7.15. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2 and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure17. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.


As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) is not executed.

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

<http://www.elm-tech.com>

Figure 17. Quad Page Program Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.16. Sector Erase (SE) (20H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tse) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bit is not executed.

Figure 18. Sector Erase Sequence Diagram





Figure 18a. Sector Erase Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.17. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits is not executed.

Figure 19. 32KB Block Erase Sequence Diagram





Figure 19a. 32KB Block Erase Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.18. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure20. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits is not executed.

Figure 20. 64KB Block Erase Sequence Diagram





Figure 20a. 64KB Block Erase Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.19. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed only if all Block Protect (BP2, BP1 and BP0) bits are 0. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 21. Chip Erase Sequence Diagram





Figure 21a. Chip Erase Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.20. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. This releases the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. The command sequence is shown in Figure22. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 22. Deep Power-Down Sequence Diagram





Figure 22a. Deep Power-Down Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.21. Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code “ABH” and driving CS# high as shown in Figure23. Release from Power-Down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the tRES1 time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code “ABH” followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure24. The Device ID value for the GD25Q128C is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure24, except that after CS# is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down/Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 23. Release Power-Down Sequence Diagram





Figure 23a. Release Power-Down Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

<http://www.elm-tech.com>

Figure 24. Release Power-Down/Read Device ID Sequence Diagram





Figure 24a. Release Power-Down/Read Device ID Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.22. Read Manufacture ID/Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down/Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code “90H” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

Figure 25. Read Manufacture ID/Device ID Sequence Diagram





Figure 25a. Read Manufacture ID/Device ID Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash


http://www.elm-tech.com

7.23. Read Manufacture ID/Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down/Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code “92H” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

Figure 26. Read Manufacture ID/Device ID Dual I/O Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash


http://www.elm-tech.com

7.24. Read Manufacture ID/Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down/Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code “94H” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure27. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

Figure 27. Read Manufacture ID/Device ID Quad I/O Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.25. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The command sequence is shown in Figure 28. The Read Identification (RDID) command is terminated by driving CS# to high at any time during data output. When CS# is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.

Figure 28. Read Identification ID Sequence Diagram





Figure 28a. Read Identification ID Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.26. Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command “75H”, allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H/31H/11H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H/32H) are not allowed during Program/Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of “tsus” (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within “tsus” and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure29.

Figure 29. Program/Erase Suspend Sequence Diagram





Figure 29a. Program/Erase Suspend Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.27. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure30.

Figure 30. Program/Erase Resume Sequence Diagram





Figure 30a. Program/Erase Resume Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.28. Erase Security Registers (44H)


The GD25Q128C provides three 512-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → CS# goes high. The command sequence is shown in Figure31. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

| Address | A23-A16 | A15-A12 | A11-A9 | A8-A0 |
|----------------------|---------|---------|--------|-------------|
| Security Register #1 | 00H | 0 0 0 1 | 0 0 0 | Do not care |
| Security Register #2 | 00H | 0 0 1 0 | 0 0 0 | Do not care |
| Security Register #3 | 00H | 0 0 1 1 | 0 0 0 | Do not care |

Figure 31. Erase Security Registers command Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com


7.29. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. It allows from 1 to 512 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is t_{PP}) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

| Address | A23-A16 | A15-A12 | A11-A9 | A8-A0 |
|----------------------|---------|---------|--------|--------------|
| Security Register #1 | 00H | 0 0 0 1 | 0 0 0 | Byte Address |
| Security Register #2 | 00H | 0 0 1 0 | 0 0 0 | Byte Address |
| Security Register #3 | 00H | 0 0 1 1 | 0 0 0 | Byte Address |

Figure 32. Program Security Registers command Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash


http://www.elm-tech.com

7.30. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_c , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A8-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

| Address | A23-A16 | A15-A12 | A11-A9 | A8-A0 |
|----------------------|---------|---------|--------|--------------|
| Security Register #1 | 00H | 0 0 0 1 | 0 0 0 | Byte Address |
| Security Register #2 | 00H | 0 0 1 0 | 0 0 0 | Byte Address |
| Security Register #3 | 00H | 0 0 1 1 | 0 0 0 | Byte Address |

Figure 33. Read Security Registers command Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.31. Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)

The individual block/sector lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, BP (4:0) bits in the Status Register. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

The individual Block/Sector Lock command (36H) sequence: CS# goes low → SI: Sending individual Block/Sector Lock command → SI: Sending 24bits individual Block/Sector Lock Address → CS# goes high. The command sequence is shown in Figure34.

The individual Block/Sector Unlock command (39H) sequence: CS# goes low → SI: Sending individual Block/Sector Unlock command → SI: Sending 24bits individual Block/Sector Lock Address → CS# goes high. The command sequence is shown in Figure35.

The Read individual Block/Sector lock command (3DH) sequence: CS# goes low → SI: Sending Read individual Block/Sector Lock command → SI: Sending 24bits individual Block/Sector Lock Address → SO: The Block/Sector Lock Bit will out → CS# goes high. If the least significant bit(LSB) is 1, the corresponding block/sector is locked, if the LSB is 0, the corresponding block/sector is unlocked, Erase/Program operation can be performed. The command sequence is shown in Figure36.

Figure 34. Individual Block/Sector Lock command Sequence Diagram





Figure 34a. Individual Block/Sector Lock command Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

<http://www.elm-tech.com>

Figure 35. Individual Block/Sector Unlock command Sequence Diagram




Figure 35a. Individual Block/Sector Unlock command Sequence Diagram (QPI)






Figure 36. Read Individual Block/Sector Lock command Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Figure 36a. Read Individual Block/Sector Lock command Sequence Diagram (QPI)




7.32. Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low → SI: Sending Global Block/Sector Lock command → CS# goes high. The command sequence is shown in Figure37.

The Global Block/Sector Unlock command (98H) sequence: CS# goes low → SI: Sending Global Block/Sector Unlock command → CS# goes high. The command sequence is shown in Figure38.

Figure 37. The Global Block/Sector Lock Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Figure 37a. The Global Block/Sector Lock Sequence Diagram (QPI)




Figure 38. The Global Block/Sector Unlock Sequence Diagram





Figure 38a. The Global Block/Sector Unlock Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash


http://www.elm-tech.com

7.33. Set Read Parameters (C0H)

In QPI mode the “Set Read Parameters (C0H)” command can be used to configure the number of dummy clocks for “Fast Read (0BH)”, “Quad I/O Fast Read (EBH)” and “Burst Read with Wrap (0CH)” command, and to configure the number of bytes of “Wrap Length” for the “Burst Read with Wrap (0CH)” command. In standard SPI mode, the “Wrap Length” is set by W5-6 bit in the “Set Burst with Wrap (77H)” command. This setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

| P5-P4 | Dummy Clocks | Maximum Read Freq. | P1-P0 | Wrap Length |
|-------|--------------|--------------------|-------|-------------|
| 0 0 | 4 | 60MHz | 0 0 | 8-byte |
| 0 1 | 6 | 80MHz | 0 1 | 16-byte |
| 1 0 | 8 | 80MHz | 1 0 | 32-byte |
| 1 1 | 8 | 80MHz | 1 1 | 64-byte |

Figure 39. Set Read Parameters command Sequence Diagram




GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.34. Burst Read with Wrap (0CH)

The “Burst Read with Wrap (0CH)” command provides an alternative way to perform the read operation with “Wrap Around” in QPI mode. This command is similar to the “Fast Read (0BH)” command in QPI mode, except the addressing of the read operation will “Wrap Around” to the beginning boundary of the “Wrap Around” once the ending boundary is reached. The “Wrap Length” and the number of dummy clocks can be configured by the “Set Read Parameters (C0H)” command.


Figure 40. Burst Read with Wrap command Sequence Diagram



7.35. Enable QPI (38H)

The device support both Standard/Dual/Quad SPI and QPI mode. The “Enable QPI (38H)” command can switch the device from SPI mode to QPI mode. See the command Table 7.2. for all support QPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register-1 must be set to 1 first, and “Enable QPI (38H)” command must be issued. If the QE bit is 0, the “Enable QPI (38H)” command will be ignored and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 41. Enable QPI mode command Sequence Diagram




GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.36. Disable QPI (FFH)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the “Disable QPI (FFH)” command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 42. Disable QPI mode command Sequence Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.37. Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The “Enable Reset (66H)” and the “Reset (99H)” commands can be issued in either SPI or QPI mode. The “Reset (99H)” command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately $t_{RST}=60\mu s$ to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.

Figure 43. Enable Reset and Reset command Sequence Diagram





Figure 43a. Enable Reset and Reset command Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

7.38. Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.

Figure 44. Read Serial Flash Discoverable Parameter command Sequence Diagram





Figure 44a. Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Table 7.4. Signature and Parameter Identification Data Values

| Description | Comment | Add(H) (Byte) | DW Add (Bit) | Data | Data |
|---|--|------------------|-----------------|------|------|
| SFDP Signature | Fixed:50444653H | 00H | 07:00 | 53H | 53H |
| | | 01H | 15:08 | 46H | 46H |
| | | 02H | 23:16 | 44H | 44H |
| | | 03H | 31:24 | 50H | 50H |
| SFDF Minor Revision Number | Start from 00H | 04H | 07:00 | 00H | 00H |
| SFDF Major Revision Number | Start from 01H | 05H | 15:08 | 01H | 01H |
| Number of Parameters Headers | Start from 00H | 06H | 23:16 | 01H | 01H |
| Unused | Contains 0xFFH and can never be changed | 07H | 31:24 | FFH | FFH |
| ID number (JEDEC) | 00H: It indicates a JEDEC specified header | 08H | 07:00 | 00H | 00H |
| Parameter Table Minor Revision Number | Start from 0x00H | 09H | 15:08 | 00H | 00H |
| Parameter Table Major Revision Number | Start from 0x01H | 0AH | 23:16 | 01H | 01H |
| Parameter Table Length (in double word) | How many DWORDs in the Parameter Table | 0BH | 31:24 | 09H | 09H |
| Parameter Table Pointer (PTP) | First address of JEDEC Flash Parameter Table | 0CH | 07:00 | 30H | 30H |
| | | 0DH | 15:08 | 00H | 00H |
| | | 0EH | 23:16 | 00H | 00H |
| Unused | Contains 0xFFH and can never be changed | 0FH | 31:24 | FFH | FFH |
| ID Number (ELM Manufacturer ID) | It is indicates ELM manufacturer ID | 10H | 07:00 | C8H | C8H |
| Parameter Table Minor Revision Number | Start from 0x00H | 11H | 15:08 | 00H | 00H |
| Parameter Table Major Revision Number | Start from 0x01H | 12H | 23:16 | 01H | 01H |
| Parameter Table Length (in double word) | How many DWORDs in the Parameter Table | 13H | 31:24 | 03H | 03H |
| Parameter Table Pointer (PTP) | First address of ELM Flash Parameter Table | 14H | 07:00 | 60H | 60H |
| | | 15H | 15:08 | 00H | 00H |
| | | 16H | 23:16 | 00H | 00H |
| Unused | Contains 0xFFH and can never be changed | 17H | 31:24 | FFH | FFH |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Table 7.5. Parameter Table (0): JEDEC Flash Parameter Tables

| Description | Comment | Add(H) (Byte) | DW Add (Bit) | Data | Data |
|---|---|------------------|-----------------|-----------|------|
| Block/Sector Erase Size | 00: Reserved; 01: 4KB erase; 10: Reserved; 11: not support 4KB erase | 30H | 01:00 | 01b | E5H |
| Write Granularity | 0: 1Byte; 1: 64Byte or larger | | 02 | 1b | |
| Write Enable Instruction Requested for Writing to Volatile Status Registers | 0: Nonvolatile status bit 1: Volatile status bit (BP status register bit) | | 03 | 0b | |
| Write Enable Opcode Select for Writing to Volatile Status Registers | 0: Use 50H Opcode, 1: Use 06H Opcode, Note: If target flash status register is Nonvolatile, then bits 3 and 4 must be set to 00b. | | 04 | 0b | |
| Unused | Contains 111b and can never be changed | | 07:05 | 111b | |
| 4KB Erase Opcode | | 31H | 15:08 | 20H | 20H |
| (1-1-2) Fast Read | 0=Not support, 1=Support | 32H | 16 | 1b | F1H |
| Address Bytes Number used in addressing flash array | 00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved | | 18:17 | 00b | |
| Double Transfer Rate (DTR) clocking | 0=Not support, 1=Support | | 19 | 0b | |
| (1-2-2) Fast Read | 0=Not support, 1=Support | | 20 | 1b | |
| (1-4-4) Fast Read | 0=Not support, 1=Support | | 21 | 1b | |
| (1-1-4) Fast Read | 0=Not support, 1=Support | | 22 | 1b | |
| Unused | | | 23 | 1b | |
| Unused | | 33H | 31:24 | FFH | FFH |
| Flash Memory Density | | 37H:34H | 31:00 | 07FFFFFFH | |
| (1-4-4) Fast Read Number of Wait states | 00000b: Wait states (Dummy Clocks) not support | 38H | 04:00 | 00100b | 44H |
| (1-4-4) Fast Read Number of Mode Bits | 000b: Mode Bits not support | | 07:05 | 010b | |
| (1-4-4) Fast Read Opcode | | 39H | 15:08 | EBH | EBH |
| (1-1-4) Fast Read Number of Wait states | 00000b: Wait states (Dummy Clocks) not support | 3AH | 20:16 | 01000b | 08H |
| (1-1-4) Fast Read Number of Mode Bits | 000b: Mode Bits not support | | 23:21 | 000b | |
| (1-1-4) Fast Read Opcode | | 3BH | 31:24 | 6BH | 6BH |
| (1-1-2) Fast Read Number of Wait states | 00000b: Wait states (Dummy Clocks) not support | 3CH | 04:00 | 01000b | 08H |
| (1-1-2) Fast Read Number of Mode Bits | 000b: Mode Bits not support | | 07:05 | 000b | |
| (1-1-2) Fast Read Opcode | | 3DH | 15:08 | 3BH | 3BH |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

| Description | Comment | Add(H) (Byte) | DW Add (Bit) | Data | Data |
|---|--|------------------|-----------------|--------|-------|
| (1-2-2) Fast Read Number of Wait states | 00000b: Wait states (Dummy Clocks) not support | 3EH | 20:16 | 00010b | 42H |
| (1-2-2) Fast Read Number of Mode Bits | 000b: Mode Bits not support | | 23:21 | 010b | |
| (1-2-2) Fast Read Opcode | | 3FH | 31:24 | BBH | BBH |
| (2-2-2) Fast Read | 0=not support; 1=support | 40H | 00 | 0b | FEH |
| Unused | | | 03:01 | 111b | |
| (4-4-4) Fast Read | 0=not support; 1=support | | 04 | 0b | |
| Unused | | | 07:05 | 111b | |
| Unused | | | 43H:41H | 31:08 | 0xFFH |
| Unused | | 45H:44H | 15:00 | 0xFFH | 0xFFH |
| (2-2-2) Fast Read Number of Wait states | 00000b: Wait states (Dummy Clocks) not support | 46H | 20:16 | 00000b | 00H |
| (2-2-2) Fast Read Number of Mode Bits | 000b: Mode Bits not support | | 23:21 | 000b | |
| (2-2-2) Fast Read Opcode | | 47H | 31:24 | FFH | FFH |
| Unused | | 49H:48H | 15:00 | 0xFFH | 0xFFH |
| (4-4-4) Fast Read Number of Wait states | 00000b: Wait states (Dummy Clocks) not support | 4AH | 20:16 | 00100b | 44H |
| (4-4-4) Fast Read Number of Mode Bits | 000b: Mode Bits not support | | 23:21 | 010b | |
| (4-4-4) Fast Read Opcode | | 4BH | 31:24 | EBH | EBH |
| Sector Type 1 Size | Sector/block size=2^N bytes 0x00b: this sector type don't exist | 4CH | 07:00 | 0CH | 0CH |
| Sector Type 1 erase Opcode | | 4DH | 15:08 | 20H | 20H |
| Sector Type 2 Size | Sector/block size=2^N bytes 0x00b: this sector type don't exist | 4EH | 23:16 | 0FH | 0FH |
| Sector Type 2 erase Opcode | | 4FH | 31:24 | 52H | 52H |
| Sector Type 3 Size | Sector/block size=2^N bytes 0x00b: this sector type don't exist | 50H | 07:00 | 10H | 10H |
| Sector Type 3 erase Opcode | | 51H | 15:08 | D8H | D8H |
| Sector Type 4 Size | Sector/block size=2^N bytes 0x00b: this sector type don't exist | 52H | 23:16 | 00H | 00H |
| Sector Type 4 erase Opcode | | 53H | 31:24 | FFH | FFH |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

Table 7.6. Parameter Table (1): ELM Flash Parameter Tables

| Description | Comment | Add(H) (Byte) | DW Add (Bit) | Data | Data |
|---|---|------------------|-----------------|---------------------|-------|
| Vcc Supply Maximum Voltage | 2000H=2.000V 2700H=2.700V 3600H=3.600V | 61H:60H | 15:00 | 3600H | 3600H |
| Vcc Supply Minimum Voltage | 1650H=1.650V 2250H=2.250V 2350H=2.350V 2700H=2.700V | 63H:62H | 31:16 | 2700H | 2700H |
| HW Reset# pin | 0=not support; 1=support | | 00 | 1b | |
| HW Hold# pin | 0=not support; 1=support | | 01 | 1b | |
| Deep Power Down Mode | 0=not support; 1=support | | 02 | 1b | |
| SW Reset | 0=not support; 1=support | | 03 | 1b | |
| SW Reset Opcode | Should be issue Reset Enable(66H) before Reset cmd. | 65H:64H | 11:04 | 1001 1001b (99H) | F99FH |
| Program Suspend/Resume | 0=not support; 1=support | | 12 | 1b | |
| Erase Suspend/Resume | 0=not support; 1=support | | 13 | 1b | |
| Unused | | | 14 | 1b | |
| Wrap-Around Read mode | 0=not support; 1=support | | 15 | 1b | |
| Wrap-Around Read mode pcode | | 66H | 23:16 | 77H | 77H |
| Wrap-Around Read data length | 08H: support 8B wrap-around read 16H: 8B & 16B 32H: 8B & 16B & 32B 64H: 8B & 16B & 32B & 64B | 67H | 31:24 | 64H | 64H |
| Individual block lock | 0=not support; 1=support | | 00 | 1b | |
| Individual block lock bit (Volatile/Nonvolatile) | 0=Volatile; 1=Nonvolatile | | 01 | 0b | |
| Individual block lock Opcode | | | 09:02 | 36H | |
| Individual block lock Volatile protect bit default protect status | 0=protect; 1=unprotect | 6BH:68H | 10 | 0b | E8D9H |
| Secured OTP | 0=not support; 1=support | | 11 | 1b | |
| Read Lock | 0=not support; 1=support | | 12 | 0b | |
| Permanent Lock | 0=not support; 1=support | | 13 | 1b | |
| Unused | | | 15:14 | 11b | |
| Unused | | | 31:16 | FFH | FFH |

8. ELECTRICAL CHARACTERISTICS

8.1. Power-On Timing

Figure 45. Power-on Timing Sequence Diagram




Table 8.1. Power-Up Timing and Write Inhibit Threshold

| Symbol | Parameter | Min | Max | Unit |
|--------|-------------------------------------|-----|-----|------|
| tVSL | VCC(min) To CS# Low | 10 | | us |
| tPUW | Time Delay Before Write Instruction | 1 | 10 | ms |
| VWI | Write Inhibit Voltage | 1 | 2.5 | V |

8.2. Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH).The Status Register bits are set to 0, except DRV1 bit (S22) is set to 1.

8.3. Data Retention And Endurance

| Parameter | Test Condition | Min | Units |
|-------------------------------------|----------------|------|--------|
| Minimum Pattern Data Retention Time | 150°C | 10 | Years |
| | 125°C | 20 | Years |
| Erase/Program Endurance | -40 to 85°C | 100K | Cycles |


GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

<http://www.elm-tech.com>

8.4. Absolute Maximum Ratings

| Parameter | Value | Unit |
|---|-----------------|------|
| Ambient Operating Temperature | -40 to 85 | °C |
| Storage Temperature | -65 to 150 | °C |
| Output Short Circuit Current | 200 | mA |
| Applied Input/Output Voltage | -0.6 to VCC+0.4 | V |
| Transient Input/Output Voltage(note: overshoot) | -2.0 to VCC+2.0 | V |
| VCC | -0.6 to VCC+4.0 | V |


Figure 46. Maximum Negative/positive Overshoot Diagram



8.5. Capacitance Measurement Conditions

| Symbol | Parameter | Min | Typ | Max | Unit | Conditions |
|--------|---------------------------------|------------------|-----|-----|------|------------|
| CIN | Input Capacitance | | | 6 | pF | VIN=0V |
| COUT | Output Capacitance | | | 8 | pF | VOUT=0V |
| CL | Load Capacitance | | 30 | | pF | |
| | Input Rise And Fall time | | | 5 | ns | |
| | Input Pulse Voltage | 0.1VCC to 0.8VCC | | | V | |
| | Input Timing Reference Voltage | 0.2VCC to 0.7VCC | | | V | |
| | Output Timing Reference Voltage | 0.5VCC | | | V | |

Figure 47. Input Test Waveform and Measurement Level Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

8.6. DC Characteristics

(T= -40°C~85°C, VCC=2.7~3.6V)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit. |
|------------------|--------------------------|---|---------|------|---------|-------|
| IL _I | Input Leakage Current | | | | ±2 | µA |
| IL _O | Output Leakage Current | | | | ±2 | µA |
| ICC ₁ | Standby Current | CS#=VCC, V _{IN} =VCC or VSS | | 15 | 50 | µA |
| ICC ₂ | Deep Power-Down Current | CS#=VCC, V _{IN} =VCC or VSS | | 1 | 5 | µA |
| ICC ₃ | Operating Current (Read) | CLK=0.1VCC/0.9VCC at 104MHz, Q=Open(*1 I/O) | | 15 | 20 | mA |
| | | CLK=0.1VCC/0.9VCC at 80MHz, Q=Open(*1,*2,*4 I/O) | | 13 | 18 | mA |
| ICC ₄ | Operating Current (PP) | CS#=VCC | | | 10 | mA |
| ICC ₅ | Operating Current (WRSR) | CS#=VCC | | | 10 | mA |
| ICC ₆ | Operating Current (SE) | CS#=VCC | | | 10 | mA |
| ICC ₇ | Operating Current (BE) | CS#=VCC | | | 10 | mA |
| V _{IL} | Input Low Voltage | | | | 0.2VCC | V |
| V _{IH} | Input High Voltage | | 0.7VCC | | VCC+0.4 | V |
| V _{OL} | Output Low Voltage | I _{OL} =100µA | | | 0.2 | V |
| V _{OH} | Output High Voltage | I _{OH} =-100µA | VCC-0.2 | | | V |

8.7. AC Characteristics

(T= -40°C~85°C, VCC=2.7~3.6V, CL=30pf)

| Symbol | Parameter | Min. | Typ. | Max. | Unit. |
|-------------------|--|------|------|--------|-------|
| f _C | Serial Clock Frequency For All Instructions Except Read | DC. | | 104 | MHz |
| f _{C1} | Serial Clock Frequency For Quad Read Instructions (1) | DC. | | 104/80 | MHz |
| f _{C2} | Serial Clock Frequency For QPI Instructions | DC. | | 80 | MHz |
| f _R | Serial Clock Frequency For: Read(03H), Read Manufacturer ID/device ID(90H), Read Identification(9FH) | DC. | | 80 | MHz |
| t _{CLH} | Serial Clock High Time | 4.5 | | | ns |
| t _{CLL} | Serial Clock Low Time | 4.5 | | | ns |
| t _{CLCH} | Serial Clock Rise Time (Slew Rate) | 0.2 | | | V/ns |
| t _{CHCL} | Serial Clock Fall Time (Slew Rate) | 0.2 | | | V/ns |
| t _{SLCH} | CS# Active Setup Time | 5 | | | ns |
| t _{CHSH} | CS# Active Hold Time | 5 | | | ns |
| t _{SHCH} | CS# Not Active Setup Time | 5 | | | ns |
| t _{CHSL} | CS# Not Active Hold Time | 5 | | | ns |
| t _{SHSL} | CS# High Time (read/write) | 20 | | | ns |
| t _{SHQZ} | Output Disable Time | | | 6 | ns |
| t _{CLOX} | Output Hold Time | 1.0 | | | ns |
| t _{DVCH} | Data In Setup Time | 2 | | | ns |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash


http://www.elm-tech.com

| Symbol | Parameter | Min. | Typ. | Max. | Unit. | |
|--------|--|------|------|------|-------|----|
| tCHDX | Data In Hold Time | 2 | | | ns | |
| thLCH | Hold# Low Setup Time (Relative to Clock) | 5 | | | ns | |
| thHCH | Hold# High Setup Time (Relative to Clock) | 5 | | | ns | |
| tCHHL | Hold# High Hold Time (Relative to Clock) | 5 | | | ns | |
| tCHHH | Hold# Low Hold Time (Relative to Clock) | 5 | | | ns | |
| thLQZ | Hold# Low To High-Z Output | | | 6 | ns | |
| thHQX | Hold# Low To Low-Z Output | | | 6 | ns | |
| tCLQV | Clock Low To Output Valid | | | 6.5 | ns | |
| tWHS | Write Protect Setup Time Before CS# Low | 20 | | | ns | |
| tSHWL | Write Protect Hold Time After CS# High | 100 | | | ns | |
| tDP | CS# High To Deep Power-Down Mode | | | 20 | μs | |
| tRES1 | CS# High To Standby Mode Without Electronic Signature Read | | | 30 | μs | |
| tRES2 | CS# High To Standby Mode With Electronic Signature Read | | | 30 | μs | |
| tsUS | CS# High To Next Command After Suspend | | | 20 | μs | |
| trST | CS# High To Next Command After Reset | | | 60 | μs | |
| tw | Write Status Register Cycle Time | | 5 | 30 | ms | |
| tBP1 | Byte Program Time (First Byte) | | | 30 | μs | |
| tBP2 | Additional Byte Program Time (After First Byte) | | | 2.5 | 12 | μs |
| tPP | Page Programming Time | | | 0.6 | 2.4 | ms |
| tSE | Sector Erase Time | | | 50 | 400 | ms |
| tBE | Block Erase Time (32K Bytes) | | | 0.2 | 1.0 | s |
| tBE | Block Erase Time (64K Bytes) | | | 0.3 | 1.2 | s |
| tCE | Chip Erase Time (GD25Q128C) | | | 60 | 120 | s |

Note:

- (1). Serial Clock Frequency for Quad Read Instructions f_{C1} is 104MHz maximum, when operating temperature is $\leq 80^{\circ}\text{C}$.
- (2). Serial Clock Frequency for Quad Read Instructions f_{C1} is 80MHz maximum, when $80^{\circ}\text{C} < \text{operating temperature} \leq 85^{\circ}\text{C}$.

Figure 48. Serial Input Timing Diagram



GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

<http://www.elm-tech.com>

Figure 49. Output Timing Diagram




Figure 50. Hold Timing Diagram





Figure 51. Reset Timing Diagram




Reset Timing

| Symbol | Parameter | Setup | Speed | Unit |
|--------|---|-------|-------|------|
| tRLRH | Reset pulse width | MIN | 1 | us |
| tRHSL | Reset high time before read | MIN | 50 | ns |
| tRB1 | Reset recovery time (For NOT busy mode) | MAX | 5 | us |
| tRB2 | Reset recovery time (For busy mode) | MAX | 60 | us |

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

http://www.elm-tech.com

9. ORDERING INFORMATION




GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

<http://www.elm-tech.com>

10. PACKAGE INFORMATION

10.1 Package SOP8 208MIL



Dimensions


| Symbol | A | A1 | A2 | b | c | D | E | E1 | e | L | L1 | θ |
|--------|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Unit | | | | | | | | | | | | |
| mm | Min | - | 0.05 | 1.70 | 0.31 | 0.18 | 5.13 | 7.70 | 5.18 | - | 0.50 | 1.21 |
| | Nom | - | 0.15 | 1.80 | 0.41 | 0.21 | 5.23 | 7.90 | 5.28 | 1.27 | 0.67 | 1.31 |
| | Max | 2.16 | 0.25 | 1.91 | 0.51 | 0.25 | 5.33 | 8.10 | 5.38 | - | 0.85 | 1.41 |
| Inch | Min | - | 0.002 | 0.067 | 0.012 | 0.007 | 0.202 | 0.303 | 0.204 | - | 0.020 | 0.048 |
| | Nom | - | 0.006 | 0.071 | 0.016 | 0.008 | 0.206 | 0.311 | 0.208 | 0.050 | 0.026 | 0.052 |
| | Max | 0.085 | 0.010 | 0.075 | 0.020 | 0.010 | 0.210 | 0.319 | 0.212 | - | 0.033 | 0.056 |

Note: Both package length and width do not include mold flash.

GD25Q128CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash


<http://www.elm-tech.com>

10.2 Package WSON8 (6×5mm)



Top View

Side View



Bottom View

Dimensions

| Symbol | A | A1 | A2 | b | D | D1 | E | E1 | e | y | L |
|--------|-----|-------|-------|-------|-------|-------|-------|-------|-------|----------|-------|
| Unit | | | | | | | | | | | |
| mm | Min | 0.70 | - | 0.19 | 0.35 | 5.90 | 3.25 | 4.90 | 3.85 | - | 0.00 |
| | Nom | 0.75 | - | 0.22 | 0.42 | 6.00 | 3.37 | 5.00 | 3.97 | 1.27 BSC | 0.04 |
| | Max | 0.80 | 0.05 | 0.25 | 0.48 | 6.10 | 3.50 | 5.10 | 4.10 | - | 0.08 |
| Inch | Min | 0.028 | - | 0.007 | 0.014 | 0.232 | 0.128 | 0.193 | 0.151 | - | 0.000 |
| | Nom | 0.030 | - | 0.009 | 0.016 | 0.236 | 0.133 | 0.197 | 0.156 | 0.05 BSC | 0.001 |
| | Max | 0.032 | 0.002 | 0.010 | 0.019 | 0.240 | 0.138 | 0.201 | 0.161 | - | 0.003 |

Note:

- Both package length and width do not include mold flash.
- The exposed metal pad area on the bottom of the package is connected to device ground (GND pin), so both Floating and connecting GND of exposed pad are also available.