# 中国科学技术大学计算机学院 《数字电路实验》报告



实验题目: FPGA 实验平台及 IP 核使用

学生姓名: 张展翔

学生学号: PB20111669

完成日期: 2021.12.11

计算机实验教学中心制 2020年09月

#### 【实验题目】

FPGA 实验平台及 IP 核使用

#### 【实验目的】

熟悉 FPGAOL 在线实验平台结构及使用

掌握 FPGA 开发各关键环节

学会使用 IP 核 (知识产权核)

## 【实验环境】

VLAB 平台: vlab.ustc.edu.cn

FPGAOL 平台: fpgaol.ustc.edu.cn

Vivado

Logisim

#### 【实验练习】

#### 题目1


在 IP 核目录中的 Distributed Memory 中,更改位宽和位数为 8 和 16,选择 ROM,再在 RST&Initialization 中,创建. coe 文件,修改 其内容为:

memory\_initialization\_radix=16;

memory\_initialization\_vector=7 5 3 6 4 1 2 0 3 1 6;

为其赋初始值

然后进行生成. bit 文件,再于 FPGA 平台进行烧写即可得到如下图所示的结果:



```
题目2
```

```
Design 文件的代码如下:
module test(
   input clk, [7:0] sw,
   output reg hexplay an,
   output reg [3:0] hexplay_data
   );
   reg [2:0] count;
   always@(posedge clk)
   begin
   count =count +1;
   hexplay an=count[2];
   if (hexplay an)
   hexplay data <= sw[7:4];
   else
   hexplay data<=sw[3:0];</pre>
   end
endmodule
再创建 xdc 文件,内容如下:
[get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
create clock -add -name sys clk pin -period 10.00 -waveform {0
```

```
5 [get ports {CLK100MHZ}];
[get ports { sw[0] }];
[get ports { sw[1] }];
set property -dict { PACKAGE PIN G16
              IOSTANDARD LVCMOS33 }
[get ports { sw[2] }];
[get ports { sw[3] }];
[get ports \{ sw[4] \}];
[get_ports { sw[5] }];
[get ports { sw[6] }];
[get ports { sw[7] }];
## FPGAOL HEXPLAY
[get ports { hexplay data[0] }];
```

```
set_property -dict { PACKAGE_PIN A13 IOSTANDARD LVCMOS33 }

[get_ports { hexplay_data[1] }];

set_property -dict { PACKAGE_PIN A16 IOSTANDARD LVCMOS33 }

[get_ports { hexplay_data[2] }];

set_property -dict { PACKAGE_PIN A15 IOSTANDARD LVCMOS33 }

[get_ports { hexplay_data[3] }];


set_property -dict { PACKAGE_PIN B17 IOSTANDARD LVCMOS33 }

[get_ports { hexplay_data[3] }];

set_property -dict { PACKAGE_PIN B17 IOSTANDARD LVCMOS33 }

[get_ports { hexplay_an }];

然后在 vivado 中生成. bit 文件,再登陆 FPGA 平台进行烧写,得到
```



# 符合题目要求

以下情景:

题目三

设计代码如下所示:

module t3(

input clk, rst,


```
output reg [1:0] hexplay_an,
    output reg [3:0] hexplay_data
    );
reg [23:0] cnt;
wire pulse 10hz;
assign pulse_10hz = (cnt == 24'h1);
always@(posedge clk)
begin
if (rst)
    cnt <= 24'h0;
else if (cnt > 9999998)
    cnt <= 24'h0;
else
    cnt <= cnt + 24'h1;
end
reg [3:0] t 1of10s;
reg [3:0] t_1s;
reg [3:0] t 10s;
reg [3:0] t_1min;
always @(posedge clk) begin
    if (rst)
        t_1of10s <= 4' b0100;
```

```
else if (t_1of10s > 9)
        t 1of10s <= 4'b0;
    else if (pulse 10hz)
        t 1of10s <= t 1of10s + 4'b1;
    else
        t_1of10s <= t_1of10s;
end
always@(posedge clk) begin
    if (rst)
        t 1s <= 4'b0011;
    else if (t 1s > 9)
        t 1s <= 4'b0;
    else if (t_1of10s > 9)
        t 1s <= t 1s + 4'b1;
    else
        t 1s <= t 1s;
end
always@(posedge clk) begin
    if (rst)
        t_10s <= 4'b0010;
    else if (t_10s > 5)
        t 10s <= 4'b0;
```

```
else if (t_1s > 9)
        t_{10s} \le t_{10s} + 4'b1;
    else
        t_{10s} \le t_{10s};
end
always @(posedge clk) begin
    if (rst)
        t 1min <= 4'b0001;
    else if (t_1min > 9)
        t_1min <= 4'b0;
    else if (t 10s > 5)
        t 1min <= t 1min + 4'b1;
    else
        t_1min <= t_1min;
end
reg [3:0] count;
always@(posedge clk)
begin
count = count + 1;
hexplay_an = count[3:2];
case (count[3:2])
    2'b00 : hexplay_data <= t_1of10s;
```

```
2'b01 : hexplay data <= t 1s;
  2'b10 : hexplay data <= t 10s;
  2'b11 : hexplay data <= t 1min;
endcase
end
endmodule
约束文件如下:
[get ports { clk }]; #IO L12P T1 MRCC 35 Sch=clk100mhz
create clock -add -name sys clk pin -period 10.00 -waveform {0
5} [get ports { clk }];
[get ports { rst }];
[get ports { hexplay data[0] }];
set property -dict { PACKAGE PIN A13
                           IOSTANDARD LVCMOS33 }
[get ports { hexplay data[1] }];
set property -dict { PACKAGE PIN A16
                           IOSTANDARD LVCMOS33 }
[get_ports { hexplay_data[2] }];
set property -dict { PACKAGE PIN A15
                           IOSTANDARD LVCMOS33 }
[get ports { hexplay data[3] }];
```

生成. bit 文件后在 FPGA 平台进行烧写即可得到如下效果(动态画面):



## 【总结与思考】

本次实验学习了 IP 核的创建和使用,以及利用 FPGA 平台进行仿真电路的实验,相比于前几次实验有一定的难度,本次实验我学会了更好的去利用 FPGA 平台进行电路的仿真模拟,来完成一些特定功能电路的实现。