

Computer Systems Design

Laboratory work 2

Hardware optimization to PPA constraints

Author:

Alexander Antonov

Associate Professor

antonov@itmo.ru

Computer Systems Design



Contents

1	Ohi	ectives	3
1.	\sim	CCHYCS	J

- 2. Overview 3
- 3. Prerequisites 3
- 4. Task 3
- 5. Guidance 3
- 6. Variants 15



1. OBJECTIVES

- Students can design hardware logic according to multi-cycle approach
- Students can design hardware logic according to pipelined approach
- Students can use Xilinx Vivado Design Suite to gather metrics from implemented design
- Students understand how to achieve PPA trade-off using multi-cycle and pipelined approaches

2. OVERVIEW

Laboratory work 2 covers designing optimized versions of hardware units according to various PPA (performance, power, area) constraints. Students have to re-design previous version of their hardware from Lab 1 according to multi-cycle and pipelined approaches. These approaches are ubiquitously used in real-world designs – in particular, almost all high-performance designs (CPUs, accelerators, interconnects, memory hierarchy components, etc.) have pipelined organization.

3. PREREQUISITES

Prerequisites are the same as for Lab 1:

- 1. Xilinx Vivado 2019.2 HLx Edition (free for target board, available at https://www.xilinx.com/support/download.html).
- ActiveCore baseline distribution (available at https://github.com/AntonovAlexander/activecore)
- 3. (for FPGA prototyping) Digilent Nexys 4 DDR FPGA board (https://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/)
- 4. (for FPGA prototyping) working Python 3 installation with pyserial package

4. TASK

- 1. Design multi-cycle implementation in synthesizable SystemVerilog HDL according to your variant
- 2. Integrate your design with UDM bus master module
- 3. Write the testbench and simulate to verify correctness of your design
- 4. Implement your design, gather and analyze metrics of the implementation
- 5. (if FPGA board available) Perform HW testing on FPGA board
- 6. Design pipelined implementation in synthesizable SystemVerilog HDL according to your variant
- 7. Integrate your design with UDM bus master module
- 8. Write the testbench and simulate to verify correctness of your design
- 9. Implement your design, gather and analyze metrics of the implementation
- 10. (if FPGA board available) Perform HW testing on FPGA board
- 11. (optional) Evaluate top achievable frequency for the designed implementations
- 12. (optional) Evaluate power consumption of your designs using Vivado power analysis tool
- 13. Package your solution and submit to the teacher's email

5. GUIDANCE

Detailed guidance will be provided using the example of a module with the same functionality as in Lab 1.



1. Design multi-cycle implementation in synthesizable SystemVerilog HDL according to your variant

Multi-cycle implementation requires the computation to be divided into **repeated** subcomputations that will **reuse** hardware resources.

Now we develop the **schedule** for our multi-cycle implementation:

c-step number	operation
0	check 1 st element
1	check 2 nd element
2	check 3 rd element
15	check 15 th element

Table 1 Schedule for multi-cycle implementation

Source code for the example module in shown in Listing 1.

NOTE: now the module has **state** (**registers**) inside, so we have added **clock signal** (clk i) and **reset signal** (rst i).

```
module FindMaxVal multicycle (
    input clk i
    , input rst i
     input [31:0] elem bi [15:0]
     output logic [31:0] max elem bo
    , output logic [3:0] max index bo
);
localparam CSTEP NUM = 16;
                                // number of computational stages
logic [31:0] max elem next;
logic [3:0] max index next;
logic [3:0] cstep counter, cstep counter next;
logic [31:0] current max elem, current_max_elem_next;
logic [3:0] current max index, current max index next;
// subcomputation combinational logic
always @*
    begin
    // default values assignments
    cstep counter next = cstep counter;
    current max elem next = current max elem;
    current max index next = current max index;
    max elem next = max elem bo;
    max index next = max index bo;
    // subcomputation on current cstep
    if (elem bi[cstep counter next] > current max elem next)
        begin
        current max elem next = elem bi[cstep counter next];
```



```
current max index next = cstep counter next;
    // cstep processing
    if (cstep counter next == (CSTEP NUM-1))
        max elem next = current max elem next;
        max index next = current max index next;
         current_{max} = lem_{next} = \overline{0};
         current max index next = 0;
         cstep counter next = 0;
         end
    else
        begin
         cstep_counter_next = cstep_counter_next + 1;
// sequential logic (registers assignments)
always @(posedge clk i)
    begin
    if (rst_i)
        begin
        cstep counter <= 0;</pre>
        current max elem <= 0;</pre>
        current max index <= 0;</pre>
        max elem bo <= 0;</pre>
        max index bo <= 0;</pre>
        end
    else
        begin
        cstep_counter <= cstep_counter_next;</pre>
         current max elem <= current max elem next;</pre>
         current_max_index <= current_max_index_next;</pre>
        max elem bo <= max elem next;</pre>
         max index bo <= max index next;</pre>
         end
    end
endmodule
```

Listing 1 Source code of FindMaxVal_multicycle module in SystemVerilog HDL

2. Integrate the custom design with UDM bus master module

The CSR interface is the same as for combinational implementation.

NOTE: don't forget to connect clock and reset signal to clk_gen and srst signals respectively (changed lines are highlighted in cyan).

```
module NEXYS4_DDR
#( parameter SIM = "NO" )
(
  input    CLK100MHZ
  , input    CPU_RESETN

  , input    [15:0] SW
  , output logic    [15:0] LED
```



```
UART TXD IN
    , input
    , output UART RXD OUT
);
localparam UDM BUS TIMEOUT = (SIM == "YES") ? 100 : (1024*1024*100);
localparam UDM RTX EXTERNAL OVERRIDE = (SIM == "YES") ? "YES" : "NO";
logic clk_gen;
logic pll locked;
sys clk sys clk
    .clk in1(CLK100MHZ)
    , .reset(!CPU RESETN)
    , .clk_out1(clk gen)
    , .locked(pll locked)
);
logic arst;
assign arst = !(CPU RESETN & pll locked);
logic srst;
reset cntrl reset cntrl
  .clk_i(clk_gen),
  .arst i(arst),
  .srst_o(srst)
logic udm reset;
logic [0:0] udm_req;
logic [0:0] udm_we;
logic [31:0] udm addr;
logic [3:0] udm be;
logic [31:0] udm wdata;
logic [0:0] udm ack;
logic [0:0] udm resp;
logic [31:0] udm_rdata;
udm
# (
    .BUS TIMEOUT (UDM BUS TIMEOUT)
    , .RTX_EXTERNAL_OVERRIDE(UDM_RTX_EXTERNAL OVERRIDE)
) udm (
  .clk i(clk gen)
  , .rst i(srst)
  , .rx i(UART TXD IN)
  , .tx o(UART RXD OUT)
  , .rst_o(udm reset)
  , .bus req o(udm req)
  , .bus we o(udm we)
  , .bus_addr_bo(udm_addr)
    .bus be bo (udm be)
```



```
, .bus wdata bo(udm wdata)
  , .bus ack i (udm ack)
  , .bus resp i (udm resp)
  , .bus_rdata bi(udm rdata)
                               = 32'h00000000;
localparam CSR LED ADDR
                                = 32'h00000004;
localparam CSR SW ADDR
localparam TESTMEM ADDR
                                 = 32'h80000000;
localparam TESTMEM WSIZE POW
                                 = 10;
                                = 2**TESTMEM WSIZE_POW;
localparam TESTMEM WSIZE
logic testmem udm enb;
assign testmem udm enb = (!(udm addr < TESTMEM ADDR) && (udm addr < (TESTMEM ADDR +
(TESTMEM WSIZE*4)));
logic testmem udm we;
logic [TESTMEM WSIZE POW-1:0] testmem udm addr;
logic [31:0] testmem_udm_wdata;
logic [31:0] testmem udm rdata;
logic testmem p1 we;
logic [TESTMEM WSIZE POW-1:0] testmem p1 addr;
logic [31:0] testmem p1 wdata;
logic [31:0] testmem p1 rdata;
// testmem's port1 is inactive
assign testmem p1 we = 1'b0;
assign testmem p1 addr = 0;
assign testmem p1 wdata = 0;
ram dual #(
    .mem init("NO")
    , .mem_data("nodata.hex")
    , .dat_width(32)
    , .adr_width(TESTMEM_WSIZE POW)
    , .mem size(TESTMEM WSIZE)
) testmem (
    .clk(clk_gen)
    , .dat0_i(testmem_udm wdata)
    , .adr0 i(testmem udm addr)
    , .we0 i(testmem udm we)
    , .dat0 o(testmem udm rdata)
    , .dat1_i(testmem_p1_wdata)
    , .adr1_i(testmem_p1_addr)
, .we1_i(testmem_p1_we)
    , .dat\overline{1} o(testmem p\overline{1} rdata)
);
assign udm ack = udm req; // bus always ready to accept request
logic csr resp, testmem resp, testmem resp dly;
logic [31:0] csr rdata;
// CSR instantiation
logic [31:0] csr elem in [15:0];
```



```
logic [31:0] csr max elem out;
logic [3:0] csr max index out;
// module instantiation
FindMaxVal multicycle FindMaxVal inst (
    .clk i(clk gen)
    , .rst i(srst)
    , .elem bi(csr elem in)
    , .max elem bo(csr max elem out)
    , .max_index_bo(csr_max_index out)
);
// bus request
always @(posedge clk gen)
    begin
    testmem udm we <= 1'b0;
    testmem_udm_addr <= 0;</pre>
    testmem udm wdata <= 0;
    csr resp <= 1'b0;
    testmem resp dly <= 1'b0;
    testmem resp <= testmem resp dly;</pre>
    if (udm req && udm ack)
        begin
        if (udm we)
                         // writing
            begin
            if (udm_addr == CSR_LED_ADDR) LED <= udm_wdata;</pre>
            if (udm addr[31:28] == 4'h1) csr elem in[udm addr[5:2]] <= udm wdata;
            if (testmem_udm_enb)
                 begin
                 testmem udm we <= 1'b1;
                 testmem udm addr <= udm addr[31:2];</pre>
                                                           // 4-byte aligned access only
                 testmem udm wdata <= udm wdata;
                 end
            end
        else
                         // reading
            begin
            if (udm addr == CSR LED ADDR)
                 begin
                 csr_resp <= 1'b1;</pre>
                 csr_rdata <= LED;
                 end
            if (udm addr == CSR SW ADDR)
                 begin
                 csr resp <= 1'b1;
                 csr rdata <= SW;
                 end
             if (udm \ addr == 32'h20000000)
                 begin
                 csr resp <= 1'b1;
                 csr rdata <= csr max elem out;</pre>
```



```
if (udm addr == 32'h20000004)
                begin
                csr resp <= 1'b1;
                csr rdata <= csr max index out;</pre>
            if (testmem udm enb)
                begin
                testmem udm we <= 1'b0;
                testmem udm addr <= udm addr[31:2]; // 4-byte aligned access only
                testmem_udm_wdata <= udm wdata;
                testmem resp dly <= 1'b1;
            end
        end
    end
// bus response
always @*
    begin
    udm_resp = csr_resp | testmem_resp;
    udm rdata = 0;
    if (csr_resp) udm_rdata = csr_rdata;
    if (testmem resp) udm rdata = testmem udm rdata;
    end
endmodule
```

Listing 2 Source code of the updated NEXYS4 DDR. sv module

3. Write the testbench and simulate to verify correctness of the design

The test procedure is the same as for combinational implementation. Waveform for the simulation is shown in Figure 1.




Figure 1 Simulation waveform for multi-cycle implementation



In the waveform, cstep-by-cstep progression of computation managed by cstep_counter can be observed. The simulation is correct, the module works as intended.

NOTE: Consider stage-by-stage debugging of multi-cycle implementation in case output result is incorrect.

4. Implement the design, gather and analyze metrics of the implementation

Press "Generate Bitstream" to run implementation and obtain the image for FPGA device.

Metric values are the following:

- Timing:
 - o WNS: 3.526 ns (fine)
 - o TNS: 0 ns (fine)
- Performance:
 - Clock frequency: 10 ns (100 MHz)
 - o Initiation Interval: 16 clock cycles (equal to schedule length); 160 ns
 - o Throughput: 0,0625 op/cycle; 6,25 Mop/second
 - o Latency: 16 clock cycles (equal to schedule length); 160 ns
- HW resources (Implementation → Open Implemented Design → Report Utilization):
 - o LUTs: 149
 - FFs (registers): 76

The timing closure is **successful** since our multi-cycle circuit analyses only a **single** element within a **single** clock cycle. However, it requires **16 clock cycles** to finish the computation (instead of one clock cycle for combinational implementation).

5. (if FPGA board available) Perform HW testing on FPGA board

Python tests and HW testing procedure are the same as in Lab 1.

6. Design pipelined implementation in synthesizable SystemVerilog HDL according to your variant Pipelined implementation requires the computation to be divided into **stages** that execute in **overlapped** fashion.

Now we develop the **schedule** for our pipelined implementation:

c-step number	operation
0	compare elements in pairs: 0-1; 2-3; 4-5; 6-7; 8-9; 10-11; 12-13; 14-15
1	compare pairing results from stage 0 in pairs: 0-1; 2-3; 4-5; 6-7
2	compare pairing results from stage 1 in pairs: 0-1; 2-3
3	compare pairing results from stage 2

Table 2 Schedule for pipelined implementation



Source code for the example module in shown in Listing 3.

```
module FindMaxVal pipelined (
    input clk i
    , input rst i
     , input [31:0] elem bi [15:0]
    , output logic [31:0] max elem bo
    , output logic [3:0] max index bo
);
//// stage 0 ////
// intermediate signals declaration
logic [31:0] max elem stage0 [7:0];
logic [31:0] max index stage0 [7:0];
logic [31:0] max elem stage0 next [7:0];
logic [31:0] max index stage0 next [7:0];
// combinational logic
always @*
    begin
    for(integer i=0; i<8; i++)</pre>
         begin
         \max \text{ elem stage0 next[i]} = 0;
         \max index stage0 next[i] = 0;
         if (\text{elem } \overline{\text{bi}}[(i << \overline{1})] > \text{elem } \text{bi}[(i << 1)+1])
             begin
             max elem stage0 next[i] = elem bi[(i<<1)];</pre>
             \max index stage0 next[i] = i << \overline{1};
             end
         else
             begin
             max elem stage0 next[i] = elem bi[(i<<1)+1];</pre>
             \max index stage0 next[i] = (i << 1) +1;
             end
        end
    end
// writing to registers
always @(posedge clk i)
    begin
    if (rst i)
        begin
         for (integer i=0; i<8; i++) max elem stage0[i] <= 0;</pre>
         for (integer i=0; i<8; i++) max index stage0[i] <= 0;</pre>
         end
    else
         begin
         for (integer i=0; i<8; i++) max elem stage0[i] <= max elem stage0 next[i];</pre>
         for (integer i=0; i<8; i++) max_index_stage0[i] <= max_index_stage0_next[i];</pre>
         end
    end
//// stage 1 ////
// intermediate signals declaration
logic [31:0] max elem stage1 [3:0];
```



```
logic [31:0] max index stage1 [3:0];
logic [31:0] max elem stage1 next [3:0];
logic [31:0] max index stage1 next [3:0];
// combinational logic
always @*
    begin
    for(integer i=0; i<4; i++)</pre>
        begin
        max elem stage1 next[i] = 0;
        max index stage1 next[i] = 0;
        if (\max elem stage0[(i << 1)] > \max elem stage0[(i << 1)+1])
             max elem stage1 next[i] = max elem stage0[(i<<1)];</pre>
             max index stage1 next[i] = max index stage0[(i<<1)];</pre>
             begin
             max elem stage1 next[i] = max elem stage0[(i<<1)+1];</pre>
             max index stage1 next[i] = max index stage0[(i<<1)+1];</pre>
             end
        end
    end
// writing to registers
always @(posedge clk i)
    begin
    if (rst i)
        begin
         for (integer i=0; i<4; i++) max elem stage1[i] <= 0;</pre>
         for (integer i=0; i<4; i++) max index stage1[i] <= 0;</pre>
        end
    else
        begin
         for (integer i=0; i<4; i++) max elem stage1[i] <= max elem stage1 next[i];</pre>
        for (integer i=0; i<4; i++) max index stage1[i] <= max index stage1 next[i];</pre>
        end
    end
//// stage 2 ////
// intermediate signals declaration
logic [31:0] max elem stage2 [1:0];
logic [31:0] max_index_stage2 [1:0];
logic [31:0] max_elem_stage2_next [1:0];
logic [31:0] max index stage2 next [1:0];
// combinational logic
always @*
    begin
    for(integer i=0; i<2; i++)</pre>
        begin
        \max \text{ elem stage2 next[i]} = 0;
        max index stage2 next[i] = 0;
        if (\max \text{ elem stage1}[(i << 1)] > \max \text{ elem stage1}[(i << 1)+1])
             begin
             max elem stage2 next[i] = max elem stage1[(i<<1));</pre>
             max index stage2 next[i] = max index stage1[(i<<1)];</pre>
```



```
end
        else
             max elem stage2 next[i] = max elem stage1[(i<<1)+1];</pre>
             max index stage2 next[i] = max index stage1[(i<<1)+1];</pre>
        end
    end
// writing to registers
always @(posedge clk i)
    begin
    if (rst i)
        begin
        for (integer i=0; i<2; i++) max elem stage2[i] <= 0;</pre>
        for (integer i=0; i<2; i++) max index stage2[i] <= 0;</pre>
    else
        begin
        for (integer i=0; i<2; i++) max_elem_stage2[i] <= max_elem_stage2_next[i];</pre>
        for (integer i=0; i<2; i++) max_index_stage2[i] <= max_index_stage2_next[i];</pre>
        end
    end
//// stage 3 ////
// intermediate signals declaration
logic [31:0] max elem next;
logic [3:0] max index next;
// combinational logic
always @*
    begin
    max_elem_next = 0;
    \max index next = 0;
    if (max elem stage2[0] > max elem stage2[1])
        begin
        max elem next = max elem stage2[0];
        max index next = max index stage2[0];
        end
    else
        max elem next = max elem stage2[1];
        max index next = max index stage2[1];
        end
    end
// writing to registers
always @(posedge clk i)
    begin
    if (rst_i)
        begin
        max elem bo <= 0;</pre>
        max index bo <= 0;</pre>
        end
    else
        begin
        max elem bo <= max elem next;</pre>
```



```
max_index_bo <= max_index_next;
    end
end
end
endmodule</pre>
```

Listing 3 Source code of FindMaxVal_pipelined module in SystemVerilog HDL

7. Integrate the custom design with UDM bus master module

Integration is the same as for multi-cycle implementation with only one difference: instantiate FindMaxVal_pipelined module instead of FindMaxVal_multicycle in NEXYS4_DDR top module.

3. Write the testbench and simulate to verify correctness of the design

The test procedure is the same as for multi-cycle implementation. Waveform for the simulation is shown in Figure 2.




Figure 2 Simulation waveform for pipelined implementation

In the waveform, stage-by-stage propagation of data through the pipelined datapath can be observed. The simulation is correct, the module works as intended.

NOTE: Consider stage-by-stage debugging of pipelined implementation in case output result is incorrect.

9. Implement the design, gather and analyze metrics of the implementation

Press "Generate Bitstream" to run implementation and obtain the image for FPGA device.

Metric values are the following:

- Timing:
 - o WNS: 4.883 ns (fine)
 - o TNS: 0 ns (fine)
- Performance:
 - o Clock frequency: 10 ns (100 MHz)
 - o Initiation Interval: 1 clock cycle; 10 ns
 - o Throughput: 1 op/cycle; 100 Mop/second
 - o Latency: 4 clock cycles (equal to schedule length); 160 ns
- HW resources (Implementation → Open Implemented Design → Report Utilization):



- o LUTs: 498
- o FFs (registers): 506

The timing closure is **successful** since our pipelined circuit analyses only a **several element pairs in parallel** within a **single** clock cycle. It requires **4 clock cycles** to finish the computation (instead of one clock cycle for combinational implementation). However, since these subcomputations go in overlapped fashion, we can pass new computation each cycle and achieve top throughput of 100 Mop/second.

10. (if FPGA board available) Perform HW testing on FPGA board

Python tests and HW testing procedure are the same as in Lab 1.

11. (optional) Evaluate top achievable frequency for the designed implementations

Increase output frequency of sys_clk PLL until timing starts failing for each designed implementation. Evaluate top performance of each implementation based on top frequency value when timing closure is achieved.

12. (optional) Evaluate power consumption of your designs using Vivado power analysis tool

Vivado power analysis tool is launched from "Implementation" → "Open implemented design" → "Report power".

13. Package your solution and submit to the teacher's email

The package content is equal to Lab 1, but should also include schedules for designed implementations.

6. VARIANTS

Same as for Lab 1.