Skip to content
View basemhesham's full-sized avatar
11 followers · 2 following

Achievements

Achievement: Starstruck

Achievements

Achievement: Starstruck

Block or report basemhesham

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
basemhesham/README.md

Hi 👋, I'm Basem Hesham

Physical Design Engineer

I am an extremely motivated Physical Design Engineer with interests in the field of Digital IC Design and Computer Architecture.

As a dedicated and hardworking individual, I am always seeking to learn and grow both personally and professionally. I am excited to connect with like-minded individuals in the field and explore opportunities to contribute to the industry's growth and development.

My area of interest lies in ASIC design, Timing analysis(STA), Physical Design, and Logic Synthesis.

GIF

  • 🔭 I am currently ECE Fresh Graduate from Zagzig University .

  • 🌱 I’m currently learning physical verification , Floor planning , Power planning , Placement , Routing and chip finishing.

  • 💬 Ask me about FPGA/ASIC Design Design "Verilog, STA, PnR"

  • 📫 How to reach me basemhesham159@gmail.com

  • 📄 Know about my experiences Resume




Connect with me 🤝

Popular repositories Loading

  1. Design-and-ASIC-Implementation-of-UART Design-and-ASIC-Implementation-of-UART Public

    This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been s…

    Verilog 16 3

  2. Digital-Design-of-FIR-Filter-Transposed-Structure Digital-Design-of-FIR-Filter-Transposed-Structure Public

    Design and Validation of a Customizable 50th-Order Low-Pass FIR Filter. Transitioning from MATLAB Modeling to Verilog RTL Design and simulation Testing.

    Verilog 5 2

  3. 32-bit_single_cycle_MIPS_processor 32-bit_single_cycle_MIPS_processor Public

    Verilog 1

  4. basemhesham basemhesham Public

  5. Verilog_HDL Verilog_HDL Public

    Verilog

  6. bash_scripts bash_scripts Public

    Shell