Skip to content

Actions: espressif/esp-idf

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
53,297 workflow runs
53,297 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Sync remain PRs to Jira Sync remain PRs to Jira #48930: Scheduled
June 18, 2025 19:03 1m 42s master
master
June 18, 2025 19:03 1m 42s
ESP32-S2 enters low-power / undefined state after GND disconnection or slow power ramp-up (IDFGH-15520) Sync issues to Jira #83631: Issue #16159 labeled by espressif-bot
June 18, 2025 18:13 46s
June 18, 2025 18:13 46s
ESP32-S2 enters low-power / undefined state after GND disconnection or slow power ramp-up (IDFGH-15520) Sync issues to Jira #83630: Issue #16159 opened by DiegoBittencourt-55
June 18, 2025 18:13 55s
June 18, 2025 18:13 55s
Sync remain PRs to Jira Sync remain PRs to Jira #48929: Scheduled
June 18, 2025 18:06 1m 44s master
master
June 18, 2025 18:06 1m 44s
Touch FSM measures different values on deep sleep on ESP32 (IDFGH-15276) Sync issue comments to JIRA #93190: Issue comment #15935 (comment) created by DarkZeros
June 18, 2025 17:13 56s
June 18, 2025 17:13 56s
Sync remain PRs to Jira Sync remain PRs to Jira #48928: Scheduled
June 18, 2025 17:05 1m 47s master
master
June 18, 2025 17:05 1m 47s
Sync remain PRs to Jira Sync remain PRs to Jira #48927: Scheduled
June 18, 2025 16:05 2m 1s master
master
June 18, 2025 16:05 2m 1s
LP Core crashes when enabling interrupts after a chip reset without power drop (IDFGH-15496) Sync issue comments to JIRA #93189: Issue comment #16137 (comment) created by ImproperCatGirl
June 18, 2025 15:32 52s
June 18, 2025 15:32 52s
esp-bundle missing Sectigo Public Server Authentication Root E46/R46 (IDFGH-15518) Sync issues to Jira #83629: Issue #16157 edited by bryghtlabs-richard
June 18, 2025 15:30 59s
June 18, 2025 15:30 59s
When using esp_ota_write it triggers UART (IDFGH-15519) Sync issues to Jira #83628: Issue #16158 labeled by espressif-bot
June 18, 2025 15:11 49s
June 18, 2025 15:11 49s
When using esp_ota_write it triggers UART (IDFGH-15519) Sync issues to Jira #83627: Issue #16158 opened by juanpgg-git
June 18, 2025 15:10 51s
June 18, 2025 15:10 51s
LP Core crashes when enabling interrupts after a chip reset without power drop (IDFGH-15496) Sync issue comments to JIRA #93188: Issue comment #16137 (comment) created by KonstantinKondrashov
June 18, 2025 15:05 1m 44s
June 18, 2025 15:05 1m 44s
Sync remain PRs to Jira Sync remain PRs to Jira #48926: Scheduled
June 18, 2025 15:05 1m 47s master
master
June 18, 2025 15:05 1m 47s
esp-bundle missing Sectigo Public Server Authentication Root E46/R46 (IDFGH-15518) Sync issues to Jira #83626: Issue #16157 labeled by espressif-bot
June 18, 2025 15:02 1m 52s
June 18, 2025 15:02 1m 52s
esp-bundle missing Sectigo Public Server Authentication Root E46/R46 (IDFGH-15518) Sync issues to Jira #83625: Issue #16157 labeled by bryghtlabs-richard
June 18, 2025 15:01 1m 47s
June 18, 2025 15:01 1m 47s
esp-bundle missing Sectigo Public Server Authentication Root E46/R46 (IDFGH-15518) Sync issues to Jira #83624: Issue #16157 opened by bryghtlabs-richard
June 18, 2025 15:01 55s
June 18, 2025 15:01 55s
Can P4 be added as supported chip to tusb_ncm example? (IDFGH-15502) Sync issue comments to JIRA #93187: Issue comment #16142 (comment) created by savenlid
June 18, 2025 14:30 56s
June 18, 2025 14:30 56s
MbedTLS: Generates valid CSR but cannot connect to the HTTPS server (IDFGH-15454) Sync issue comments to JIRA #93186: Issue comment #16093 (comment) created by BR-Coding-cmd
June 18, 2025 14:13 1m 24s
June 18, 2025 14:13 1m 24s
Sync remain PRs to Jira Sync remain PRs to Jira #48925: Scheduled
June 18, 2025 14:04 1m 50s master
master
June 18, 2025 14:04 1m 50s
Sync remain PRs to Jira Sync remain PRs to Jira #48924: Scheduled
June 18, 2025 13:14 1m 50s master
master
June 18, 2025 13:14 1m 50s
TWAI giving broken messages via twai_receive() (IDFGH-11326) Sync issue comments to JIRA #93185: Issue comment #12474 (comment) created by wanckl
June 18, 2025 13:09 49s
June 18, 2025 13:09 49s
Set default check register for shared interrupts (IDFGH-14469) Sync approved PRs to internal codebase #4032: Pull request #15243 labeled by espressif-bot
June 18, 2025 12:54 1s
June 18, 2025 12:54 1s
Set default check register for shared interrupts (IDFGH-14469) Sync approved PRs to internal codebase #4031: Pull request #15243 labeled by espressif-bot
June 18, 2025 12:54 1s
June 18, 2025 12:54 1s
Set default check register for shared interrupts (IDFGH-14469) Sync issue comments to JIRA #93184: Issue comment #15243 (comment) created by ESP-Marius
June 18, 2025 12:54 1m 10s
June 18, 2025 12:54 1m 10s
Can P4 be added as supported chip to tusb_ncm example? (IDFGH-15502) Sync issue comments to JIRA #93183: Issue comment #16142 (comment) created by roma-jam
June 18, 2025 12:50 48s
June 18, 2025 12:50 48s