Skip to content

Pull requests: llvm/llvm-project

New pull request New
4,914 Open 57,333 Closed
4,914 Open 57,333 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[RISCV][NFC] Replace reportError wrappers with direct reportFatalUsageError calls backend:RISC-V
#148142 opened Jul 11, 2025 by nosba0957 Loading…
1
AMDGPU: Remove "gws" from the “read-only” target feature list backend:AMDGPU clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:openmp OpenMP related changes to Clang clang Clang issues not falling into any other category
#148141 opened Jul 11, 2025 by changpeng Loading…
2
[RISCV] Support resumable non-maskable interrupt handlers backend:RISC-V clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#148134 opened Jul 11, 2025 by futog Loading…
1
[Hexagon] Add saturating add instructions backend:Hexagon
#148132 opened Jul 11, 2025 by aankit-ca Loading…
1
[clang][bytecode] Check lambda captures before binding decls clang:bytecode Issues for the clang bytecode constexpr interpreter clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#148130 opened Jul 11, 2025 by tbaederr Loading…
1
[RISCV] Add missing vcompress and vrgather intrinsic tests for zvfbfmin clang Clang issues not falling into any other category
#148129 opened Jul 11, 2025 by tclin914 Loading…
1
[RISCV] Add ISel patterns for Qualcomm uC Xqcicli extension backend:RISC-V
#148121 opened Jul 11, 2025 by hchandel Loading…
2
[mlir] Remove unused includes (NFC) mlir:tensor mlir:tosa mlir
#148119 opened Jul 11, 2025 by kazutakahirata Loading…
1
[llvm-readobj] Remove an unnecessary cast (NFC) llvm:binary-utilities
#148118 opened Jul 11, 2025 by kazutakahirata Loading…
1
[llvm-dwarfdump] Remove an unnecessary cast (NFC) debuginfo
#148117 opened Jul 11, 2025 by kazutakahirata Loading…
1
[Vectorize] Remove unnecessary casts (NFC) llvm:transforms vectorizers
#148116 opened Jul 11, 2025 by kazutakahirata Loading…
2
[AMDGPU][NPM] Add isRequired to passes missing it backend:AMDGPU llvm:transforms
#148115 opened Jul 11, 2025 by vikramRH Loading…
5
[CodeGen][NPM] Stitch up loop passes in codegen pipeline backend:AMDGPU
#148114 opened Jul 11, 2025 by vikramRH Loading…
2
[CodeGen][NPM] Clear MachineFunctions without using PA backend:AMDGPU llvm:codegen llvm:ir
#148113 opened Jul 11, 2025 by vikramRH Loading…
2
[AMDGPU][NPM] Fill in addPreSched2 passes backend:AMDGPU
#148112 opened Jul 11, 2025 by vikramRH Loading…
2
[CodeGen][NPM] Account inserted passes for -start/stop options
#148111 opened Jul 11, 2025 by vikramRH Loading…
1
[CodeGen][NPM] Port ProcessImplicitDefs to NPM backend:AMDGPU backend:X86 llvm:codegen llvm:regalloc
#148110 opened Jul 11, 2025 by vikramRH Loading…
3
[CodeGen][NPM] Register Function Passes backend:AMDGPU
#148109 opened Jul 11, 2025 by vikramRH Loading…
2
[CodeGen][NPM] Read TargetMachine's EnableIPRA option backend:AMDGPU
#148108 opened Jul 11, 2025 by vikramRH Loading…
3
[CodeGen][NPM] VirtRegRewriter: Set VirtReg flag llvm:codegen llvm:regalloc
#148107 opened Jul 11, 2025 by vikramRH Loading…
2
[AMDGPU][NPM] Register AMDGPUWaitSGPRHazards pass backend:AMDGPU
#148106 opened Jul 11, 2025 by vikramRH Loading…
2
[lldb][WIP] dump riscv opcode bytes as blocks of 2/4 bytes lldb
#148105 opened Jul 11, 2025 by jasonmolenda Loading…
1
[Github] Bump CI Container to 20.1.8 github:workflow
#148104 opened Jul 11, 2025 by boomanaiden154 Loading…
1
[MLIR][Conversion] Add convert-xevm-to-llvm pass. [Re-attempt]
#148103 opened Jul 11, 2025 by silee2 Loading…
1
[ValueTracking] For NUW, X + Y are not 0 if they are nonequal llvm:analysis Includes value tracking, cost tables and constant folding llvm:SelectionDAG SelectionDAGISel as well
#148101 opened Jul 11, 2025 by AZero13 • Draft
2
ProTip! Exclude everything labeled bug with -label:bug.