Embedded Systems Engineer | Comp Arch & OS Enthusiast | ML/AI Researcher | NITK 24'
- Hyderabad, India
-
12:13
(UTC +05:30) - in/rehan-nasar
- @RNas27
Pinned Loading
-
Single-bit-Floating-Adder
Single-bit-Floating-Adder PublicTo design a 32 bit single precision floating point adder/subtractor on the IEEE 754 standard floating point representations.
Verilog
-
systemsXsoftware
systemsXsoftware PublicThis repository serves as a compilation of all theory that I have learnt as part of my software and systems journey.
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.