Search results

How use riscv-rt features for <code>memory</code> <code>single-hart</code>

Status: Open.

#304 In rust-embedded/riscv;

· xiaguangbo opened on Jun 19, 2025

Port to Rust edition 2024

Status: Open.

#298 In rust-embedded/riscv;

· xiaguangbo opened on Jun 12, 2025

<code>riscv</code>: H-Mode and VS-Modes?

Status: Open.

#286 In rust-embedded/riscv;

· vm-kit opened on May 15, 2025

<code>riscv-rt</code>: example multicore.rs could cause HART to loop forever because of race condition

Status: Open.

#272 In rust-embedded/riscv;

· MLFlexer opened on Feb 28, 2025

<code>riscv-rt</code>: reconfigurable trap frame

Status: Open.

#239 In rust-embedded/riscv;

· romancardenas opened on Nov 4, 2024

 ·  

riscv 0.13.0

<code>riscv</code>: Advanced Interrupt Architecture support

help wanted

Status: Open.

#226 In rust-embedded/riscv;

· bjorn3 opened on Aug 19, 2024

<code>riscv</code>: Support more fence variants

Status: Open.

#193 In rust-embedded/riscv;

· jsgf opened on Mar 14, 2024

<code>riscv-rt</code>: Machine + Supervisor mixed executable

Status: Open.

#192 In rust-embedded/riscv;

· ZhekaS opened on Mar 14, 2024

<code>riscv-rt</code>: LLVM raises spurious errors in release mode for instructions of ISA extensions (e.g., M or E)

Status: Open.

#175 In rust-embedded/riscv;

· daniestevez opened on Jan 22, 2024

<code>riscv-peripheral</code>: add standard peripherals

help wanted

Status: Open.

#124 In rust-embedded/riscv;

· romancardenas opened on Feb 20, 2023

<code>riscv-rt</code>: Linker relocation issue (QEMU / OpenSBI)

Status: Open.

#153 In rust-embedded/riscv;

· chutchinson opened on Dec 16, 2022

<code>riscv</code>: Add missing CSR's

help wanted

Status: Open.

#1 In rust-embedded/riscv;

· dvc94ch opened on Nov 20, 2017