Skip to content

Navigation Menu

Appearance settings

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

Appearance settings

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

hdl-util / hdmi Public

Notifications
Fork 128
Star 1.2k

Send video/audio over HDMI on an FPGA

purisa.me/blog/hdmi-released/

License

Unknown, MIT licenses found

Licenses found

1.2k stars 128 forks Branches Tags Activity

Notifications

You must be signed in to change notification settings

Code
Issues 14
Pull requests 2
Actions
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Actions
Security
Insights

hdl-util/hdmi

Error
Looks like something went wrong!

About

Send video/audio over HDMI on an FPGA

purisa.me/blog/hdmi-released/

Topics

audio video fpga intel xilinx vivado altera hdmi systemverilog dvi quartus hdlmake

Resources

License

Unknown, MIT licenses found

Licenses found

Uh oh!

There was an error while loading. Please reload this page.

Custom properties

Stars

Watchers

Forks

Report repository

Releases 5

Sponsor this project

Uh oh!

There was an error while loading. Please reload this page.

Learn more about GitHub Sponsors

Packages

No packages published

Uh oh!

There was an error while loading. Please reload this page.

Contributors 5

Languages

SystemVerilog 97.9%
Python 1.8%
Stata 0.3%

Footer

© 2025 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.