Skip to content
View Abdelrahman-shebl's full-sized avatar

Block or report Abdelrahman-shebl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. String.H String.H Public

    STRING.H

    C

  2. Digital-Logic-Circuits-Basics Digital-Logic-Circuits-Basics Public

    This repository serves as a resource for digital circuits main components. The circuits are described using Verilog hardware description language (HDL). The repository includes a range of combinati…

    Verilog

  3. FIFO FIFO Public

    Verilog

  4. MIPS-Single-Cycle-32-bit MIPS-Single-Cycle-32-bit Public

    this project implements a 32-bit single-cycle MIPS processor in Verilog. The design supports a subset of MIPS instructions and is aimed at simulating basic arithmetic, logical, and control flow ope…

    Verilog

  5. MIPS-Multi-Cycle-32-bit MIPS-Multi-Cycle-32-bit Public

    This project implements a 32-bit multicycle MIPS processor in Verilog. The design is based on a multicycle architecture that executes instructions in multiple stages, reducing the complexity of the…

    Verilog

  6. UART UART Public

    This project implements a UART (Universal Asynchronous Receiver-Transmitter) in Verilog

    Verilog