DYGV
Follow
-
Vitis-AI Public
Forked from Xilinx/Vitis-AIVitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
Python Apache License 2.0 UpdatedOct 19, 2024 -
-
-
FPGA-Based-EdgeAI-Prototypes Public
Xilinx DPU(Vitis AI)を用いたエッジAI実現に向けたサンプルプログラム
-
ros2tcp-edgeAI Public
FPGA-Based-EdgeAI-PrototypesのTCPサーバとの通信をROS 2ノード内で行うパッケージ
-
HLS_FFT Public
Design of High-Level Synthesis of Xilinx FFT IP core via FFT library
-
meta-forest Public
A Tool for Parallel Processing of ROS2 Hardware Acceleration on Zynq
-
-
-
ros2_traffic_light_recognition Public
Forked from MEVIUS-FPT/ros2_traffic_light_recognitionROS2 Package for Traffic Light Recognition with SoC-FPGA
Python UpdatedNov 28, 2022 -
hls_traffic_light_recognition Public
Forked from MEVIUS-FPT/hls_traffic_light_recognitionTraffic Light Recognition with High-Level Synthesis
-
-
-
-
thread_process Public archive
for performance analysis [Operating System course]
C UpdatedJan 8, 2022 -
-
-
pygame_textinput Public archive
A package to support text input in pygame
-
img4d Public archive
PNG decoding / encoding / image processing with no dependencies